Serializer Design for a SerDes chip in 130nm CMOS Technology

Arrambide-Barrón, Efraín2016-09-082016-09-082016-08Arrambide-Barrón, E. (2016). Serializer Design for a SerDes chip in 130nm CMOS Technology. Trabajo de obtención de grado, Especialidad en Diseño de Sistemas en Chip. Tlaquepaque, Jalisco: ITESO.http://hdl.handle.net/11117/3850This document presents the digital Serializer module description and development, which will be part of a SerDes system in 130nm CMOS technology for PCI Express protocol communication applications. The code of Serializer was written in Verilog description language, and the logical and physical synthesis were performed using the following tools, Cadence Encounter Digital Implementation System (EDI) and Encounter RTL compiler.engSerDesPCI ExpressSerializer ArchitectureVerilogSerializer Design for a SerDes chip in 130nm CMOS Technologyinfo:eu-repo/semantics/academicSpecialization