INSTITUTO TECNOLÓGICO Y DE ESTUDIOS SUPERIORES DE OCCIDENTE

Reconocimiento de validez oficial de estudios de nivel superior según acuerdo secretarial 15018, publicado en el Diario Oficial de la Federación el 29 de noviembre de 1976.

Departamento de Electrónica, Sistemas e Informática ESPECIALIDAD EN DISEÑO DE SISTEMAS EN CHIP



DESIGN OF BIAS CIRCUIT FOR CHARGE PUMP IN 130NM BICMOS TECHNOLOGY

Tesina para obtener el grado de:

ESPECIALISTA EN DISEÑO DE SISTEMAS EN CHIP

Presentan: Diego Andrés González Avalos

Director: Esteban Martínez Guerrero

San Pedro Tlaquepaque, Jalisco. Agosto de 2018

Dedication

I would like to thank God, for allowing me the opportunity to live not only an academic challenge but also a life experience.

To my wife Alejandra, who has been a valuable support to carry on, and help to understand that life is not always as we want it to be.

To my parents and sisters, I appreciate your patience because of my absence during this process.

I also thank my academic advisor, Dr. Esteban Martinez for his support and technical guidance throughout the specialization degree.

Finally, I would like to thank CONACYT, for its support in allowing me to take this postgraduate degree.

Abstract

The present work shows the design of a Bias circuit in 130 nm of BiCMOS process using Cadence tools. The Bias circuit is part of a Charge Pump (CP) circuit, which in turn is one block of a PLL (Phased Locked Loop) that will be used in a mixed-signal implementation of a Clock and Data Recovery (CDR) circuit. This PLL-based CDR is the project of the generation 2018 of the Specialty in System on a Chip at ITESO. A general description of the analog and digital modules that make up this project is shown at the beginning of this work. As it is described in detail in this work, the proposed design topology reveals the enormous dependence of the polarization circuit to the CP circuit. The replica method used in the Bias circuit allows to "follow" the current variations of CP charge/discharge process to compensate through an OTA (Operational Transconductance Amplifier) the level of voltage required by the tail transistors of CP circuit. The design procedure, the generation of schematics and test benches are shown during the first chapters of this work. The verification of the pre-layout design through the corners process, as well as the use of the post-layout design rules verification tools, are shown during the final chapters of this work

.

Resumen

El presente trabajo muestra el diseño de un circuito de polarización en la tecnología de 130nm BiCMOS usando las herramientas de Diseño de Cadence. El circuito de polarización es parte de un circuito Charge Pump (CP), el cual a su vez es parte de un circuito PLL (Phased Locked Loop) que se utilizara en una implementación de señal mixta de un Recuperador de Datos (CDR). Este CDR basado en PLL, forma parte del proyecto de la generación 2018 de la Especialidad de Diseño de Sistemas en Chip de ITESO. Una descripción general acerca de los módulos analógicos y digitales que conforman el proyecto es mostrada al inicio de este trabajo. Como se describe en este trabajo, la topología de diseño propuesta refleja la enorme dependencia del circuito de polarización con el circuito CP. Un circuito replica permite "seguir" las variaciones de carga y descarga de corriente del circuito CP para compensar mediante un OTA (Operational Transconductance Amplifier) el nivel de voltaje requerido en los transistores del circuito diferencial del CP. El proceso de diseño, la generación de esquemáticos y bancos de pruebas son mostrados durante los primeros capítulos de este trabajo. La verificación del diseño pre-layout a través del proceso de esquinas, así como el uso el uso de las herramientas de verificación de reglas de diseño post-layout son mostradas durante los capítulos finales.

List of Figures

Figure 2-1 Basic phase lock loop	5
Figure 2-2 Basic CDR block diagram.	6
Figure 2-3 PLL and CDR general chip block architecture.	7
Figure 2-4 Charge pump representation inside PLL.	8
Figure 3-1 Charge pump and Bias circuit blocks	9
Figure 3-2 Bias circuit block diagram.	10
Figure 3-3 Compensated two-stage OTA topology	
Figure 3-4 Voltage reference concept	
Figure 3-5 Charge pump topology used in PLL project ITESO 2018.[8]	20
Figure 3-6 Replica circuit for a left branch of the charge pump	
Figure 4-1 Two stage OTA schematic	
Figure 4-2 Two stage OTA test bench	24
Figure 4-3 Two stage OTA AC response	25
Figure 4-4 Voltage reference circuit	
Figure 4-5 Voltage Reference Circuit (closed view at Vref)	
Figure 4-6 Voltage reference test bench	
Figure 4-7 Transient response analysis for voltage reference	
Figure 4-8 Replica circuit implementation.	
Figure 4-9 Bias circuit test bench.	
Figure 4-10 Replica circuit values after perform a transient analysis.	
Figure 4-11 Bias voltage transient response.	
Figure 4-12 Bias current (I _B ') transient response.	
Figure 4-13 CP test bench.	
Figure 4-14 CP circuit (ideal source).	
Figure 4-15 CP circuit (bias circuit).	
Figure 4-16 Bias circuit (portion instantiated).	
Figure 4-17 CP charge stage.	
Figure 4-18 CP charge stage close view.	
Figure 4-19 CP discharge stage.	
Figure 4-20 CP discharge stage (close view).	
Figure 4-21 CP branch dynamic current.	
Figure 4-22 CP branch dynamic current (close view).	
Figure 4-23 OTA PVT AC response.	
Figure 4-24 OTA phase PVT AC response.	
Figure 4-25 OTA PVT transient response.	
Figure 4-26 Bias circuit PVT transient response.	
Figure 4-28 CP circuit discharge stage PVT	
Figure 4-27 CP circuit charge stage PVT.	
Figure 5-1 Inter-digitization layout technique.	
Figure 5-2 Final OTA circuit adapted for Layout	
Figure 5-3 OTA layout design	45

Figure 5-4 Resistive voltage reference layout	. 46
Figure 5-5 Replica circuit layout	. 47
Figure 5-6 Assembled Bias circuit layout	. 48
Figure 6-1 Assura DRC summary report on assembled Bias circuit.	. 49
Figure 6-2 Assura LVS successful evaluation message.	. 50
Figure 6-3 Extracted view from QRC.	
Figure 6-5 Two stage OTA VOCM signal pre and post layout comparison	. 52
Figure 6-4 Two stage OTA test bench for post-layout verification.	. 52
Figure 6-6 OTA pre and post layout comparison for AC response.	. 53
Figure 6-7 Two stage OTA pre and post layout phase comparison in AC response	. 53
Figure 6-8 Vbias test bench for post-layout verification.	. 54
Figure 6-9 Vbias signal pre and post layout comparison	
Figure 6-11 CP circuit charge stage pre and post layout comparison	. 56
Figure 6-10 Vbias test bench for post-layout verification.	. 56
Figure 6-12 CP circuit discharge stage pre and post layout comparison	. 57
Figure 6-13 CP branch dynamic current pre and post layout comparison	. 57
Figure A-1 Test bench for 130nm BiCMOS key parameter extraction.	
Figure A-2 KN (NMOS) graph for 130nm BiCMOS technology.	. 63
Figure A-3 KP (PMOS) graph for 130nm BiCMOS technology.	. 63
Figure A-4 VTH (NMOS) graph for 130nm BiCMOS technology	
Figure A-5 VTH (PMOS) graph for 130nm BiCMOS technology	. 64
Figure A-6 λ(NMOS) graph for 130nm BiCMOS technology	. 65
Figure A-7 λ(PMOS) graph for 130nm BiCMOS technology	. 65
Figure A-8 Two stage OTA supply distribution.	. 68
Figure A-9 OTA PVT AC response	. 69
Figure A-10 OTA phase PVT AC response.	. 69
Figure A-11 OTA VOCM PVT DC response	. 70
Figure A-12 CP circuit charge stage PVT.	
Figure A-13 CP circuit discharge stage PVT	. 71

List of Tables

TABLE II 13 TABLE III 24 TABLE IV 28 TABLE V 33 TABLE VII 39 TABLE VIII 44 TABLE VIII 58 TABLE IX 58 TABLE X 66	TABLE I	12
TABLE IV 28 TABLE V 33 TABLE VII 44 TABLE VIII 58 TABLE IX 58	TABLE II	13
TABLE V	TABLE III	24
TABLE VI 39 TABLE VII 44 TABLE VIII 58 TABLE IX 58	TABLE IV	28
TABLE VI 39 TABLE VII 44 TABLE VIII 58 TABLE IX 58	TABLE V	33
TABLE VIII 58 TABLE IX 58		
TABLE VIII 58 TABLE IX 58	TABLE VII	44
	TABLE IX	58

List of Acronyms and Abbreviations

AC Alternating Current

BiCMOS Bipolar Complementary Metal Oxide Semiconductor

CDR Clock Data Recovery

CP Charge Pump

DC Direct Current

DRC Design Rule Checking

ESD Electro Static Discharge

GBW Gain Band Width product

I_B Bias Current

IC Integrated Circuit

LPF Low Pass Filter

LVS Layout Versus Schematic

OTA Operational Transconductance Amplifier

PFD Phase Frequency Detector

PLL Phased Locked Loop

PVT Process-Voltage-Temperature

QRC Quantus Resistive Capacitive

SerDes Serializer/Deserializer

SoC System on Chip

Vbias Bias Voltage

VCO Voltage Controlled Oscillator

VDD Voltage Drain Drain

V_{Dsat} Voltage of Saturation

VH Voltage High

VICM Voltage Input Common Mode

VL Voltage Low

VOCM Voltage Output Common Mode

VSS Voltage Source Source

Table of Contents

In	stituto Tecnológico y de Estudios Superiores de Occidente	i
De	edication	iii
Ab	ostract	v
Re	esumen	vi
Li	st of Figures	viii
Li	st of Tables	X
Li	st of Acronyms and Abbreviations	xi
	ble of Contents	
	troductiontroduction	
	Background	
	1.1. HISTORICAL REVIEW	3
2.	Theoretical Framework	5
	 2.1. PLL 5 2.2. CDR 6 2.3. PROJECT 2018 PLL AND CLOCK & DATA RECOVERY 	7
3.	Bias Circuit Design	9
	3.1. ARCHITECTURE DESCRIPTION 3.2. DESIGN OF OTA	10 11 12
4.	Bias Circuit: Pre-Layout Verification	23
	 4.1. OTA PRE-LAYOUT VERIFICATION 4.2. RESISTIVE VOLTAGE REFERENCE PRE-LAYOUT VERIFICATION 4.3. REPLICA CIRCUIT PRE-LAYOUT VERIFICATION 4.4. PRE-LAYOUT VERIFICATION OF ASSEMBLED BIAS CIRCUIT 4.5. PRE-LAYOUT VERIFICATION OF BIAS CIRCUIT INTEGRATED TO CP CIRCUIT 4.6. BIAS CIRCUIT PRE-LAYOUT VERIFICATION (PVT) 	25 28 30 32
5		43

5.	1. OTA Layout Design	
5.	1. RESISTIVE VOLTAGE REFERENCE LAYOUT DESIGN	46
5.	2. REPLICA CIRCUIT LAYOUT DESIGN	46
5	3. ASSEMBLED BIAS CIRCUIT LAYOUT DESIGN	47
6. B	ias Circuit Post-Layout Verification	49
6.	1. DRC ASSEMBLED BIAS CIRCUIT VERIFICATION	49
	2. LVS ASSEMBLED BIAS CIRCUIT VERIFICATION	
6	3. QRC ASSEMBLED BIAS CIRCUIT VERIFICATION	
6.4	4. Post Layout OTA Circuit Verification	51
6.:	5. Post Layout Assembled Bias Circuit Verification	54
6.	6. Post Layout Bias Circuit Verification Integrated to CP	55
6.	7. FIGURES OF MERIT OF BIAS CIRCUIT DESIGN	58
Conc	lusion	59
Appe	ndix	61
A.	130 BICMOS TECHNOLOGY CHARACTERIZATION	62
B.	RESISTIVE VOLTAGE REFERENCE (PROGRESSIVE DETERMINATION VALUES)	67
C.	VDSAT APPROACH FOR DESIGN PURPOSES	68
D.	PVT CORNERS FOR OTA AND BIAS CIRCUIT	69
E.	PLL BLOCK SPECIFICATION	72
Refer	rancas	73

Introduction

During the recent decades, the fast growth of electronics in communication systems has allowed an extraordinary flow of information through the use of cell phones, radios, and personal computers. The invention and continuous development of ICs (Integrated Circuits) have enabled the possibility to reach great advantages in communication systems, advantages which are traduced in small size, low power, and high-speed electronic circuits. Nowadays, all the parts of a modern communication system can be found inside an IC, therefore the integration of each element has become more complex. [1]

The analysis of a communication system is extensive in terms of electronic circuits, so it can start out from the fact that to transmit or receive a signal a transceiver is required. The transceiver (transmitter/receiver in one package) is capable of generating multiple signal frequencies (either for the transmitter or the receiver) in order to pick up "channels" at different frequencies. The process to generate a variable frequency signal from a single reference frequency is known as "frequency synthesis" and it is composed of circuits called synthesizers. An example of the application of synthesizers is the broadcast channel selection.

Depending on the application, synthesizers must meet several specifications for the required performance. [1] Even though there are several types of synthesizers, the ones used in mobile communication systems are based on Phased Locked Loop (PLL). The PLL is one of the most common synthesizer architecture and its wide use is only explained by the parallel advances of integrated circuit design techniques. Today, all parts that define a PLL can be found as blocks in a single IC.

PLL is considered the heart of many communication systems. First commercial PLL used pure analog components, however, advances in integrated circuit design allowed to consider a PLL as a mixed signal circuit; in other words, its architecture involves both digital and analog signal processing units. [2] In general a PLL is defined by five main blocks: Phase Frequency

Detector (PFD), Charge Pump (CP), Low Pass Filter (LPF), Voltage Controlled Oscillator (VCO), and Frequency Divider.

Since my graduation project is related to the CP module, from now on, I will focus the description on this module. A fundamental step in the design of the CP circuit is the definition of an appropriate operating point known as biasing. A Bias circuit plays a fundamental role in the performance of analog circuits since it is responsible for maintaining the proper DC voltage level on transistors. The use of the correct DC level guarantees the correct operation for all expected signals. [3]. In this work, we present the design of the Bias Circuit required for the Charge Pump module in 130nm BiCMOS technology using Cadence tools.

This document is organized as follow: Chapter 1 shows a background study regarding the existing data of the project; Chapter 2 presents the fundamentals of PLL and the CDR (Clock Data Recovery) application; Chapter 3 shows the design of the Bias Circuit at the transistor level, Chapter 4 deals with the pre-layout verification including the virtual integration to the CP circuit; at Chapter 5, the whole layout design is presented, and finally Chapter 6 perform rule design check, layout versus schematic and the post-layout verification.

Modules defined for the PLL will also be developed by other members of the Specialty in Design of System on Chip (SoC) in 130nm BiCMOS technology. The goal of this project is to achieve the integration of all designed modules and obtain an adequate performance of the PLL as a whole.

1. Background

1.1. Historical Review

In 1837, Samuel Morse developed one of the inventions of major relevance to communications, the electric telegraph. Morse devised a variable length binary code in which the alphabet was represented through sequences of dots and dashes. The remarkable impact of Morse's development is the fact of this is the earliest way of a binary digital communication system, in other words, Morse code is the precursor to the variable-length source coding methods used in digital data transmission. [4]

Later years the invention of the telephone by Alexander Graham Bell in 1870 introduces the possibility to establish the voice to voice communication. Although initially, first telephones were very simple and provide service for a short distance, during following decades they were improved in terms of quality of carbon microphones and coils.

Wireless communication was also developed during the last century. In 1895 Gugliermo Marconi transmitted a radio signal at a distance of 2 km approximately and two years later he patented a radio telegraph system. The invention of the vacuum diode by Fleming in 1904 was especially important for radio broadcast: Edwin Armstrong developed the *superheterodyne AM* (*Amplitude Modulation*) radio receiver during World War I and consequently, the first AM radio broadcast was possible in 1920. Another significant input from Armstrong was the development of the first FM (Frequency Modulation) system in 1933; however, it became popular and commercial after the end of World War II. [4]

The second part of twenty century founded the most important advances in the communications. The invention of the transistor in 1947 by Walter Brattain, John Bardeen, and William Shockley, as well as the invention of the integrated circuit by Jack Kilby and Robert Noyce in 1958, made possible the development of small size, low power, and high-speed

electronic circuits. Today, satellite communication systems, wideband microwave systems, and lightwave communication systems make possible the transmission of different information sources as voice, data and video.

1.2. CDR based on PLL

In digital communications, a Clock Data Recovery (CDR) circuit is a very important component to develop serial communications. A CDR uses clock information included in digital coded data to recover the transmitted information. [5] Most of the CDR circuits are based on PLL (Phase Locked Loop), frequency phases required by CDR are generated by PLL architecture based in VCO (Voltage Control Oscillator).

This is the first time that a CDR based on PLL system is selected by the academic members of the System on Chip Specialist at ITESO to be developed by students as graduating work. Previous generations were focused on the development and improvement of a SerDes system, so know challenges to develop a CDR based on PLL system at the moment are the interaction of the digital and analog design (integration) and the use of the new 130nm BiCMOS technology.

Relevant features for this project are the generation of eight phases by the PLL enabled by a clock selector, and the implementation of a Pseudo-Random Data Generator based on a Linear Feedback Shift Register to provide Data signals to CDR. The PLL will be designed to generate clock signals up to 800 MHz (Max 1GHz) in terms of the capability of the 130nm BiCMOS technology available at ITESO.

2. Theoretical Framework

2.1. PLL

PLL is basically a closed loop feedback frequency control system; its function is based on the phase-frequency detection or phase frequency difference detected between a reference signal, an input signal, and a feedback signal. There are three essential blocks that a PLL contains: a phase-frequency detector (PFD), a loop filter (LF), and a voltage-controlled oscillator (VCO) (**Figure 2-1**).




Figure 2-1 Basic phase lock loop.

The PFD compares the phase-frequency of a periodic input signal (F_reference) against of the VCO output signal (F_feedback), the result of this comparison (the PFD output) is the error between the two inputs, which is filtered by the loop filter. The loop filter supplies a controlled voltage to the VCO, which changes its frequency to reduce the phase error between the input signal and the VCO signal. Once the controlled voltage (given by the loop filter) sets the average frequency of the VCO equals the input frequency it is common to say that the PLL is *locked*. The excess of phase error eventually will cause the loss of lock.[6] The range of

frequency over the PLL can be maintained in the loop is called *lock range* which is an important parameter that indicates the capability of the PLL.

2.2. CDR

In serial communications, the receiver needs to recover the clock to sample the data on serial lines. To generate the recovered clock, the receiver requires aligning the phase of a reference clock to the transitions on the incoming data. This is known as Clock Recovery. The sampling of the incoming data signal with the recovered clock to generate a bit stream is known as Data Recovery. Both circuits together are known as Clock and Data Recovery.

The circuit shown in **Figure 2-2** is a basic implementation of a CDR circuit. The clock recovery circuit sense de data (Data In) and produces a periodic clock, the flip-flop driven by the clock retimes the data (the flipflop is sometimes called the decision circuit). The clock generated by the circuit of **Figure 2-2** must satisfy 3 conditions [7]:

- It must have the same frequency to the data rate.
- It must have a relationship with respect to the data.
- It must have a small jitter.




Figure 2-2 Basic CDR block diagram.

2.3. Project 2018 PLL and Clock & Data Recovery

The project developed by the members of the System on Chip Specialist at ITESO is a mixed-signal implementation which includes a high-performance analog PLL and adaptive CDR. The main building blocks of this project can be observed in **Figure 2-3**, this includes:

- Analog PLL
- High-Speed Feedback dividers and Frequency multipliers
- Pseudo-Random Data Generator
- Adaptive Clock and Data Recovery




Figure 2-3 PLL and CDR general chip block architecture.

The general design requirements for the PLL block are shown in the Appendix E section. This work contributes to the development of one of the parts that make up the Analog PLL block, specifically, the development of the Bias circuit to the charge pump.

Figure 2-4 roughly represents the PLL topology developed in this project, the charge pump is used to sink and source current into a loop-filter based on the output of a PFD. The Bias circuit main purpose is to assure the correct voltage on the gate of tail transistors into the CP

circuit, even though current variations are expecting due to the performance of CP. A complete explanation about the topology of Bias circuit and CP will be presented in chapter 3.




Figure 2-4 Charge pump representation inside PLL.

3. Bias Circuit Design

3.1. Architecture Description

The topology used by the charge pump circuit in the PLL project is a symmetric structure composed of two pump branches [8]. This means, designed Bias circuit will be duplicated to be used in the two charge pump branches (**Figure 3-1**).




Figure 3-1 Charge pump and Bias circuit blocks.

The structure of the Bias circuit is formed by three main blocks (**Figure 3-2**): an Operational Transconductance Amplifier (OTA), a Voltage Reference and a Replica branch of the Charge Pump Circuit. A bias voltage is determinate through a control closed-loop feedback using an OTA. A Voltage Reference is required for the non-inverter OTA input to set the voltage value required to mirror it on the inverted input which senses the current on the replica circuit value.

The Replica Circuit must be capable to drive the same portion of the current of charge pump branches in order to compensate the voltage variations during the charge pump operation. The chosen architecture for this project is based on a previous work developed by one of the System on Chip Specialty member for the SerDes project in 2016 [9], even though the application in the current project is totally different, the main principle of closed-loop feedback was the intended purpose in this work.




Figure 3-2 Bias circuit block diagram.

3.2. Design of OTA

The OTA design is based in two-stage N-channel OTA architecture. As previously was indicated, this topology was chosen due its high-gain (stage 1) and high-swing (stage 2) performance. The first stage (**Figure 3-3**), is composed of transistors M₁-M₄ and M_{B2}; the second stage is composed of transistors M₅ and M_{B3}. Transistor M_{B1} is connected as a diode sharing the gate terminal with M_{B2} (current mirror array) in order to provide a Vbias to M_{B2}.




Figure 3-3 Compensated two-stage OTA topology

3.2.1 OTA Design Requirements

In accordance with required charge pump performance, the OTA requirements are showed in **TABLE I**. A gain of 40 dB was set in order to reduce the DC offset. Voltage Input Common Mode (VICM) of 985 mV is the result of the voltage level adjusted in the replica circuit due to the dynamic current is driven through the branches of the charge pump. Voltage Output Common Mode (VOCM) was set considering 0.6*VDD. The origin of VICM and VOCM values will be detailed later in the Design of Replica Circuit section. A Gain Band Width (GBW) of 40 MHz was proposed considering the unnecessary frequency domain performance due to DC application of this OTA. The capacitor load (CL) of 1 pF was selected starting from the trade-off between a higher Cgs capacitance value of N-channel charge pump tail transistor and the compensation capacitor Cc, the relation between all these capacitances will be defined in OTA design methodology section. The parameter "α" is the factor which relates the two stages in terms of the transistor sizes and consequently relates the current values for each stage. This parameter is obtained by the following relation: [10]

$$(W/_L)_{MB3} = (W/_L)_{MB2} \left(\frac{I_5}{I_{MB2}}\right)$$
 (3-1)

$$\alpha = \left(\frac{I_5}{I_{\text{MB2}}}\right) = \left(\frac{I_5}{I_{\text{B}}}\right) \tag{3-2}$$

TABLE I OTA DESIGN REQUIREMENTS

o 111 D ZB101 / 11Z Q O II (ZI/IZI / 12		
Parameter	Design Requirement	
Gain	40 dB	
GBW	40 MHz	
VDD	1.2 V	
VSS	0 V	
VICM	985 mV	
VOCM	720 mV	
C_{L}	1 pF	
α	2	
Pdiss	≤ 1 mW	

In order to simplify the OTA design, " α " parameter is proposed as an entire value, the only restriction for this does not exceed the Power dissipation (Pdiss) specified as 1 mW. Finally, VDD of 1.2V is the specified voltage for 130nm BiCMOS technology (BICMOS8HP manual technology).

3.2.2 Design of OTA

Given the design topology and requirements, there are some additional parameters required for the OTA design (**TABLE II**); these parameters are inherent to 130nm BiCMOS technology and they are obtained by a process characterization. The channel Length (L) is one of the key aspects to consider in the design flow; in this case, the criteria to select L size was choose a value greater than 2Lmin to reduce length modulation channel effect on the circuit performance, so the selected value was L=320nm (see Appendix A section). [11]

TABLE II 130NM BICMOS DESIGN PARAMETERS

Parameter	NMOS	PMOS
$\mathbf{K}(uA/V^2)$	451.107	63.903
VTH (mV)	280.169	-269.051

Once established the technology parameters, the next value to consider is the compensation capacitor Cc. In order to guaranty a "good stability" (60° of phase margin) in a two-stage OTA, the output pole must be 2.2 higher than the GBW (assuming that the RHP zero is placed at ten times GBW) [10], therefore the relation for Cc is:

$$C_C > (2.2/10)C_L$$
 (3-3)

$$C_C > (2.2/10)(1 \text{ pF})$$

$$C_C > 0.22 \text{ pF}$$

The selected value for Cc according to (3-3) is $0.5 \, pF$ (considering also Cc must be lower than CL). Also, an important parameter to take into account is the static power dissipation (Pdiss), the way to guarantee the Pdiss will be lower than the specified value is do not exceed the Bias Current (I_B) and consequently its multiple derived from the α factor.

$$P_{diss} \le (I_B + I_5)(V_{DD} + |V_{SS}|) \tag{3-4}$$

$$(I_B + I_5) \le \frac{P_{diss}}{(V_{DD} + |V_{SS}|)} \le \frac{1 \text{ mW}}{(1.2 \text{ V} + |0 \text{ V}|)} \le 833 \text{ uA}$$

Then, the maximum current for the combination of I_B and I_5 is 833 μA . Now, the design equations to get the size of the transistor will be described below using the declared specifications.

$$GBW = gm_1/C_C (3-5)$$

$$gm_1 = GBW * C_C$$

$$gm_1 = (40 \text{ MHz})(2\pi)(0.5 \text{ pF}) = 125.66 \text{ uS}$$

$$gm_1 = I_B/V_{dsat} (3-6)$$

Assuming a $V_{dsat} = 200 \text{ mV}$ (a detailed explanation about the use of $V_{dsat} = 200 \text{ mV}$ can be found in Appendix Section):

$$I_B = gm_1V_{dsat} = (125.66 \text{ uS})(200 \text{ mV}) = 25.132 \text{ uA}$$

$$I_5 = I_B \alpha = (25.132 \,\mu\text{A})(2) = 50.264 \,\text{uA}$$

From the equation (3-4), we can note that the P_{diss} requirement is accomplished with calculated branch currents I_B and I_5 :

2:

$$(I_B + I_5) \le (25.132 \text{ uA} + 50.264 \text{ uA}) \le 833 \text{ uA}$$

From the relationship between gm1 and ID, we can obtain the size (W/L) of transistor M₁,

$$gm_1 = \sqrt{2I_D K_N (W/L)_1}$$
(3-7)

$$I_D = I_B/2 \tag{3-8}$$

$$(W/L)_1 = \frac{(gm_1)^2}{I_R K_N} = \frac{(125.66 \ \mu S)^2}{(25.132 \ \mu A)(451.107 \ \mu A/V^2)} = 1.34$$

Now, we can calculate the DC voltage at node X, which is given by (3-9):

$$V_X = V_{ICM} - V_{GS1} = V_{ICM} - V_{TN1} - \sqrt{\frac{I_B}{K_N(W/L)_1}}$$
 (3-9)

$$V_X = 985 \text{ mV} - 280.169 \text{ mV} - \sqrt{\frac{25.132 \,\mu\text{A}}{(451.107 \,\mu\text{A/V}^2)(1.34)}} = 500.92 \text{ mV}$$

The (W/L) of transistor M₃, 4 can be obtained from the DC voltage at node Out, which is given by (**3-10**):

$$V_{OCM} = V_Z = V_Y \tag{3-10}$$

Where:

$$V_{Y} = V_{DD} - |V_{GS3}| = V_{DD} - |V_{TP3}| - \sqrt{\frac{I_{B}}{K_{P}(W/L)_{3}}}$$

Therefore:

$${\left({^W\!/_L} \right)_3} = \frac{{{I_B}}}{{{K_P}({V_{DD}} - |{V_{TP3}}| - {V_Y}})^2} = \frac{{25.132\,\mu A}}{{63.903\,\mu A/{V^2}(1.2\,V - |{ - 269.051\,mV}| - 720\,mV})^2} = \textbf{8.71}$$

The (W/L) of transistor M5 can be obtained from factor α :

$$M_5 = 2\alpha M_4 \tag{3-11}$$

Then:

$$M_5 = (W/L)_5 = 2(2)(8.71) = 34.86$$

The (W/L) of transistor MB1, B2, B3 of the current mirror can be obtained from the quadratic equation of the transistor in saturation:

$$(W/L)_{MB2} = \frac{2I_B}{(V_{dsat})^2 K_N}$$
 (3-12)

Here again, we assume $V_{dsat} = 200 \text{ mV}$:

$$(W/L)_{MB2} = \frac{(2)(25.132 \,\mu\text{A})}{(200 \,\text{mV})^2(451.107 \,\mu\text{A}/\text{V}^2)} = 2.78$$

$$M_{B3} = \alpha M_{B2} \tag{3-13}$$

$$M_{B3} = (W/L)_{MB3} = (2)2.78 = 5.57$$

Finally, to get the transistor sizes, the obtained ratio values for each transistor are evaluated taking into account the initial established value for L=320 nm.

$$(W/L)_1 = (W/L)_2 = 1.34$$

 $W_{1,2} = 1.34 (320 \text{ nm}) = 428.8 \text{ nm} \approx 430 \text{ nm}$

$${(W/_L)}_3 = {(W/_L)}_4 = 8.71$$

 $W_{3,4} = 8.71 (320 \text{ nm}) = 2.787 \text{ um } \approx \mathbf{2.8 \text{ um}}$

$${W/L}_5 = 34.86$$

 $W_5 = 34.86 (320 \text{ nm}) = 11.155 \text{ um } \approx 11.2 \text{ um}$

$${W/L}_{MB1} = {W/L}_{MB2} = 2.78$$

 ${W_{MB1,MB2}} = 2.78 (320 \text{ nm}) = 0.889 \text{ um } \approx \textbf{0}.880 \text{ nm}$

$${\rm (W/_L)}_{\rm MB3} = 5.57$$
 ${\rm (320~nm)} = 1.782~{\rm um}~\approx 1.78~{\rm um}$

One must remark that it may likely that undesired RHP zero may not be despicable; this occurs if the GBW is too large or the output transconductance of stage 2 was not large. In this case, it becomes necessary to employ a nulling compensation method. To accomplish this, a resistor is placed in series with the compensation capacitor. [10] The calculation of R-value is performed with (3-14):

$$R = \frac{1}{gm_5} \left(\frac{C_L + C_C}{C_C} \right) \tag{3-14}$$

Using results obtained related to M5 size and I₅ current, the transconductance may be obtained using the equation (3-15:

$$gm_5 = \sqrt{2(W/L)_5 K_P I_5}$$
 (3-15)

$$gm_5 = \sqrt{2(34.86)(63.903 \text{ uA/V}^2)(50.264 \text{ uA})} = 473.22 \text{ uS}$$

$$R = \frac{1}{473.22 \text{ uS}} \left(\frac{1 \text{ pF} + 0.5 \text{ pF}}{0.5 \text{ pF}} \right) = 6.669 \text{ K}\Omega$$

3.3. Design of the Resistive Voltage Reference

The Voltage Reference circuit for the OTA's positive input (+IN) is based on a simple voltage divider concept, which takes the 985 mV from VICM requirement design (**TABLE II**) as the voltage reference to be supplied to the OTA. The Voltage Reference concept uses a




Figure 3-4 Voltage reference concept.

determined number of serial resistors between VDD and VSS, such that an approximation of VICM value can be selected from the nodes created between these two points.

A condition considered for N value (**Figure 3-4**) to distribute an eventual variation of VDD is to select at least N > 10. If more resistors are placed between VDD and VSS, more nodes are created; therefore the voltage variation between nodes is reduced.

$$N = \frac{V_{DD}}{V_{X}} \tag{3-16}$$

$$M \approx \frac{V_{REF}}{V_{v}} \tag{3-17}$$

N: Number of resistors (entire value).

Vx: the voltage variation (increment/decrement) between nodes.

VREF: Voltage Reference (VICM)

M: Number of nodes whose value measured respecting Vss has the VICM (entire value).

From the above equations, an additional condition of N > M can be deducted from the fact of V_{DD} is greater than V_{REF} . To find V_{X} , the value of N is increased progressively (11, 12, 13...) in the equation (3-16), paralleling, the value of M is also increased in the expression (3-17) considering the condition N > M, combining (3-16) and (3-17) the following expression is obtained:

$$\frac{V_{\rm DD}}{N} \approx \frac{V_{\rm REF}}{M} \tag{3-18}$$

A progressive evaluation up till N = 30 can be found in appendix section, the coming values were determined as result of such analysis:

$$N=28 \qquad \qquad M=23$$

$$\frac{V_{DD}}{N} \approx \frac{V_{REF}}{M} \rightarrow \frac{1.2 \text{ V}}{28} \approx \frac{985 \text{ mV}}{23} \rightarrow \text{ 42.857 mV} \approx \text{42.826 mV}$$

In this way:

$$V_{REF} \approx MV_X = (23)(42.857 \text{ mV}) = 985.711 \text{ mV}$$

According to results, 28 serial resistors (N) would be placed between V_{DD} and Vss for the Voltage Regulator, this will create 27 voltage nodes between resistors and each node would have a difference of 42.857 mV (Vx) from Vss till up V_{DD}. After 23 resistors (M), the consequent node would have a voltage of 985.711 mV (V_{REG}), which will be taken as the Voltage Reference.

Finally, it is not necessary to define a specific size for resistors; due to the simply serial voltage divider between V_{DD} and V_{SS} , any value of resistor would have the same effect on all nodes created. The criteria to determine the resistor size was simply to choose the lowest value available for the resistor cell OPRRPRES (RR Poli OP Resistor) of the 130nm BiCMOS technology, the lowest dimension for this cell is **W=740 nm**, **L=1.1 um** which represent a resistance value of **R=995.25** Ω .

3.4. Design of the Replica Circuit

The Replica Circuit is the last sub-block inside the Bias circuit. The reason for its name "Replica" is because it is a mirror of a branch of the biasing circuit (the CP circuit in this case). The purpose of creating a replica of the CP design is to follow the current variations through the CP branch; this means, the same variation of current observed through the CP will be also observed in the replica branch of Bias circuit. Then the current variation through replica circuit is traduced into a node voltage variation taken by the OTA inverter input; this last process closes the relation between the elements of Bias circuit and consequently turns it to a closed loop control system.




Figure 3-5 Charge pump topology used in PLL project ITESO 2018.[8]




Figure 3-6 Replica circuit for a left branch of the charge pump.

The replica circuit designed is based on the topology showed in **Figure 3-5**. Keeping the current value as the main parameter in both designs requires the use of the same size of transistors, nevertheless some adaptations are required: the concept of replica is most respected, the output of this circuit is the bias voltage (Vbias) which is also the output of all blocks described in section 3.1. **Figure 3-6** shows the structure of the replica circuit, the size of MB' transistors (current mirror) are the same as the tail transistor MB of the CP, as well as the M1' transistor follows the M1.

The bias current (I_B) , the bias voltage (Vbias) and sizes of transistors used in CP design are:

$$I_B = 100 uA = IB'$$

$$Vbias = 335 mV$$

$$M1 = 36 = (W/L)_{M1} = (25.2 \text{ um}/0.7 \text{ um}) = M1'$$

$$MB = 5 = (W/L)_{MB'} = (1.5 \text{ um}/0.3 \text{ um}) = MB'$$

The rest of the elements of the replica circuit are determined using the OTA requirements and the I_B value, which is:

$$R_{X} = \frac{V_{DD} - VICM}{I_{R}'} \tag{3-19}$$

$$R_X = \frac{1.2V - 0.985V}{100uA} = 2.15K\Omega$$

$$VOCM = V_{DD} - \left| V_{GS_{MOPAMP}} \right| = V_{DD} - \left| V_{TPMOPAMP} \right| - \sqrt{\frac{I_{B}}{K_{P}(W/L)_{MOPAMP}}}$$
(3-20)

$$(^{\text{W}}/_{\text{L}})_{\text{MOPAMP}} = \frac{I_{\text{B}}}{K_{\text{P}}(V_{\text{DD}} - |V_{\text{TPMOPAMP}}| - \text{VOCM})^2}$$

$${W \choose L}_{MOPAMP} = \frac{100 \ \mu A}{63.903 \ \mu A/V^2 (1.2 \ V - |-269.051 \ mV| - 0.72 \ V)^2} = \textbf{35.16}$$

The function of transistor MOPAMP is fundamental to perform the main function of this circuit, a size adjustment may be required (Chapter 4) in terms of ensuring the proper bias voltage to the CP circuit.

4. Bias Circuit: Pre-Layout Verification

4.1. OTA Pre-Layout Verification

Using the schematic editor Virtuoso of Cadence, the two-stage OTA circuit is created for pre-layout verification. First, to achieve the desired OTA performance indicated in chapter 3, transistors have been re-sized through an iterative method using typical process parameters of BiCMOS technology and nominal temperature; the final values of transistor's sizes are summarized in **TABLE III**. **Figure 4-1** shows the schematic of two-stage OTA with calculated sizes of transistors.




Figure 4-1 Two stage OTA schematic




Figure 4-2 Two stage OTA test bench

Figure 4-2 shows the test bench created for simulation purposes, in this circuit differential sinusoidal inputs (0V DC, 0.5V AC) are used to perform the AC analysis, inputs are mounted on a common DC voltage (VICMP = VICMN = 985 mV). **Figure 4-3** shows the achievement of the output (VOCM = 716.8 mV). The resulted signal which confirms the achievement of the gain of 39.88 dB and GBW of 35.66 MHz is observed in **Figure 4-3**.

TABLE III 130nm FINAL OTA DESIGN PARAMETERS

Danamatan	Calculated	Final
Parameter	Value (um)	Value (um)
L(All Transistors)	0.320	0.320
$\mathbf{W}_{1,2}$	0.430	1.3
W 3,4	2.8	2.4
W_5	11.2	9.12
W _{MB1,MB2}	0.880	0.720
W _{MB3}	1.78	1.35

Due to a trade-off between the gain and GBW for an amplifier design, the gain has been prioritized over the GBW, the reason is the DC application of this OTA in the Bias circuit. The

requirement of 40 MHz in chapter 3 had only the purpose to avoid a very small gm value, consequently, this also avoids to deal with large transistors according to expression (3-7).




Figure 4-3 Two stage OTA AC response

4.2. Resistive Voltage Reference Pre-Layout Verification

The implementation of the voltage reference is observed in **Figure 4-4**. As described in chapter 3, this series connection of 28 resistors enable a voltage divider into each node; in this case, the required voltage is taken between resistors 24 and 23. A close view of **Vref** is shown in **Figure 4-5**, in which we observe the generated voltage of **985.7 mV**. Dimension for each resistor cell is **W=740 nm**, **L=1.1 um** which represents a resistance value of **R=995.25** Ω . For prelayout validation purposes, the voltage divider is connected to a VDD = 1.2V and the Vref and the output is measured. In **Figure 4-6** we present the block whose contains the voltage reference

circuit (V_ref Prelayout). **Figure 4-7** presents the transient response of circuit showing that no changes in Vref and VDD occur during the interval of 1 us.




Figure 4-4 Voltage reference circuit




Figure 4-5 Voltage Reference Circuit (closed view at Vref)




Figure 4-6 Voltage reference test bench




Figure 4-7 Transient response analysis for voltage reference

4.3. Replica Circuit Pre-Layout Verification

As well as the OTA design, the replica circuit was required a re-size of transistors through an iterative method, although this process was only applied to the MOPAMP transistor to satisfy the replica concept of the CP circuit. **TABLE IV** shows the final transistor sizes for the replica circuit; additionally, the multiplicity factor is used for layout flexibility purposes.

TABLE IV 130NM FINAL REPLICA CIRCUIT DESIGN PARAMETERS

Parameter	Calculated Size Transistor	Calculate Value (um)	Final Size Transistor	Multiplicity	Final Value (um)
W/L _(M1)	36	25.2 / 0.7	36	6	4.2 / 0.7
W/L(MB')	5	1.5 / 0.3	5	1	1.5 / 0.3
W/L(MOPAMP)	35.16	-	57.6	8	3.6 / 0.5

Figure 4-8 shows the replica circuit implemented in Virtuoso Cadence, the simulation of this sub-circuit and then its optimization (re-size of transistors) was made using the rest of the elements of Bias circuit (OTA and resistive voltage reference).




Figure 4-8 Replica circuit implementation.

4.4. Pre-Layout Verification of Assembled Bias circuit

Once two of the three elements of the Bias Circuit have been verified as separated circuits, it will proceed to validate the third one (Replica circuit), and consequently the whole functionality of the circuit, **Figure 4-9** shows the test bench which represents the join of the three blocks (Resistive Voltage Reference + OTA + Replica Circuit). In this circuit, the only stimulus




Figure 4-9 Bias circuit test bench.




Figure 4-10 Replica circuit values after perform a transient analysis.

applied was VDD/VSS performing a DC analysis during 1us.

A non-connection pin has been placed at the output of the Replica Circuit (Vbias), this pin is the output of the submodule which provides the bias voltage to charge pump submodule. **Figure 4-10** shows the DC operating point values at Vbias node in the replica circuit after a transient analysis (steady state); as can be noted, by the current mirror effect, the two branches keep the same current value and the Vbias value. **Figure 4-11** and **Figure 4-12** show the transient response for Vbias voltage and current bias respectively, a short spike is observed in both cases during the initial activation, but after approximately 0.05µs the signals become stable. Values are shown below summarize the achievement of the assembled Bias circuit:

Required: $I_B = 100 \mu A = I_{B'}$ Verified: $I_B = I_{B'} = 101.28 \mu A$

Required: Vbias = 335 mV Verified: Vbias = 334.66 mV




Figure 4-11 Bias voltage transient response.




Figure 4-12 Bias current (I_B') transient response.

4.5. Pre-Layout Verification of Bias Circuit Integrated to CP Circuit

The last verification performed is the integration of the Bias circuit with the CP submodule. The way to obtain this verification is comparing the transient response of the CP (charge and discharge) using ideal current sources in contrast to the CP transient response using the Bias circuit at the transistor level. The CP circuit and test bench [12] observed in **Figure 4-13** were required for simulation purposes.

Simulation parameters in test bench are showed on **TABLE V**. **Figure 4-13** shows the dual-test bench. In this test bench, the CP Charge portion receives a differential clock signal on UP and UPN pins (this sources basically emulate the PFD performance circuit). Likewise, the CP Discharge portion receives the same differential clock signal but on DW and DWN pins. To perform a charge cycle is mandatory to enable an initial condition of 0V at the output of the

circuit (CL capacitor), to perform a discharge cycle the initial condition at the output now would be 1.2 V.

TABLE V
CP TEST BENCH SIMULATION PARAMETERS

Parameter	Value
CL	10 pF
VDD	1.2 V
VSS	0 V
$\mathbf{V}\mathbf{H}$	1.2 V
\mathbf{VL}	0 V
Frequency	50 MHz
Rise Time	100 ps
Fall Time	100 ps

Inside the blocks showed in **Figure 4-13** are the CP circuit based on the topology showed in chapter 3, the **Figure 4-14** and **Figure 4-15** shows the CP circuit, the first one uses an ideal current source ($100 \mu A$) to produce a $336 \, \text{mV}$ (reference circuit) and, the second one uses the bias voltage circuit, the bias voltage circuit was instantiated in one block, the content of this block is observed in **Figure 4-16**.




Figure 4-13 CP test bench.




Figure 4-14 CP circuit (ideal source).




Figure 4-15 CP circuit (bias circuit).




Figure 4-16 Bias circuit (portion instantiated).

The charging stage of CP circuit is observed in **Figure 4-17**, the red signal is the result of CP simulation using the ideal 100 µA source, while the yellow one is the curve generated with the Bias circuit. Notice that the difference observed between two curves is approximate of 6 mV which can be considered as acceptable since the reference signal which produces the bias voltage is an ideal source. A close view of charging steps can be observed in **Figure 4-18**. A similar behavior is observed during discharge stage of CP circuit (**Figure 4-26** and **Figure 4-20**), a minimum difference between the two compared signals (~6mV) confirms the expected performance of the Bias circuit for charge and discharge stage.

Finally, another important aspect to verify is the dynamic current drawn through the CP branches during switching interval; the current signal observed in **Figure 4-21** and **Figure Figure 4-22** is obtained from the drain current of **T0** transistor (refer to **Figure 4-15**) driven by the **UP** signal (**Figure 4-14**). Because of symmetry of circuit, its behavior is representative of the other three CP branches. The difference measured between the two circuits (~1 µA) confirms the expected performance during the CP switching current.




Figure 4-17 CP charge stage.




Figure 4-18 CP charge stage close view.




Figure 4-19 CP discharge stage.




Figure 4-20 CP discharge stage (close view).




Figure 4-21 CP branch dynamic current.




Figure 4-22 CP branch dynamic current (close view).

4.6. Bias Circuit Pre-Layout Verification (PVT)

After verification of the Bias circuit with typical values of BiCMOS process parameters and room temperature was completed then, it is mandatory to perform a process corner to verify the robustness of the design. By this, the combination of PVT (Process, Voltage, and Temperature) corners showed at **TABLE VI** was performed to OTA circuit and to the assembled Bias circuit.

TABLE VI REPLICA CIRCUIT DESIGN PARAMETERS

Process	Temperature	Voltage
Typical (nom)	27 °C	1.2 V
Fast-Fast (ff)	120 °C	1.26 V
Slow-Slow (ss)	120 °C	1.26 V
Fast-Fast (ff)	-40 °C	1.14 V
Slow-Slow (ss)	-40 °C	1.14 V




Figure 4-23 OTA PVT AC response.




Figure 4-24 OTA phase PVT AC response.

Here we show some representative results. On **Figure 4-23** and **Figure 4-24** we present the AC response of OTA under various PVT corners. Worst case for voltage gain was observed on ff process at 120 °C and also a worst case for GBW is observed on ss process at -40°C, Regarding the transient response of OTA (**Figure 4-25**), the worst case was observed on ff corner at 120°C/1.26V (see green curve on **Figure 4-25**). The rest of PVT corners can be consulted in the Appendix D section.

The PVT corners resulting from the Bias circuit during transient response are shown in Figure 4-26, this plot shows the worst case on ff corner at 120°C/1.14V. The variation observed in Vbias value transient response is lightly above than expected value (> 10%), therefore a new PVT corners simulation was performed using the assembled sub-modules (CP-Bias circuit) and no degradation effect was detected on CP performance. Figure 4-28 shows the PVT corners of the integrated submodules during CP charge stage, here a worst case is observed on ff at 120°C/1.26V, the indicated variation between nominal and corner values reaches barely 10%, this result is taken as acceptable. Figure 4-27 shows a similar behavior during CP discharge stage. A sensitivity analysis would provide a certain evaluation about the contribution of sources observed at the circuit output, this analysis is not presented in this work, and the integrated interaction of CP-Bias circuit was taken as valid due to the final application.




Figure 4-25 OTA PVT transient response.




Figure 4-26 Bias circuit PVT transient response.




Figure 4-28 CP circuit charge stage PVT.




Figure 4-27 CP circuit discharge stage PVT.

5. Bias Circuit Layout Design

To reduce mismatch effects in the circuit, in the Bias circuit layout design, the interdigitization layout technique was used since this technique in addition to reducing the S/D junction area (and consequently parasitic capacitances and gate resistance) it averages the electrical properties of the material. **Figure 5-1** shows the concept of inter-digitization layout technique, where two wide transistors (A and B) are split into an equal part of fingers, and then placed in an alternated arrange.




Figure 5-1 Inter-digitization layout technique.

5.1. OTA Layout Design

In consideration of inter-digitization layout technique, first transistors of the OTA circuit were split to interdigitate them, **TABLE VII** shows the final adjusted sizes for OTA layout design. Notice that the multiplicity factor is indicated to keep the size relation between W and L. Then, the ideal devices such as current source resistor', and miller capacitor were replaced by OPRRPRES cell resistor and DUALMIM cell capacitor from BiCMOS technology. To replace the current source, the voltage drop at current mirror node was considered taking the I_B value as follows in Ec. (5-1):

$$R_{\rm B} = \frac{V_{\rm B}}{I_{\rm B}} = \frac{689 \text{ mV}}{25.132 \text{ }\mu\text{A}} = 27.452 \text{ K}\Omega$$
 (5-1)

TABLE VII 130nm FINAL OTA LAYOUT PARAMETERS

Parameter	Final Value (µm)	Adjusted Layout Value (μm)	Multiplicity
L(All Transistors)	0.320	0.32	N/A
$W_{1,2}$	1.3	0.65	2
W3,4	2.4	0.60	4
W_5	9.12	0.65	14
W _{MB1,MB2}	0.720	0.74	1
W _{MB3}	1.35	0.59	2

Figure 5-2 and **Figure 5-3** shows the final OTA circuit implementation and Layout respectively; as can be noticed in **Figure 5-3**, in this layout, more than a half area is utilized by dual mim capacitor device.




Figure 5-2 Final OTA circuit adapted for Layout.




Figure 5-3 OTA layout design

5.1. Resistive Voltage Reference Layout Design

The resistive voltage reference layout is shown in **Figure 5-4**. The 28 serial resistors were placed taking care of creating a square figure, input/outputs pins are on the same side for flexibility purposes.




Figure 5-4 Resistive voltage reference layout

5.2. Replica Circuit Layout Design

Figure 5-5 shows the replica circuit layout, inter-digitization layout technique was also applied on this design, particularly at the current mirror transistors in order to reduce the mismatch effect. The location of input/output pins was previously considered for the integration of each part of the Bias circuit.




Figure 5-5 Replica circuit layout

5.3. Assembled Bias Circuit Layout Design

The assembled Bias circuit Layout is observed in **Figure 5-6**, the final dimension of this block was $49.15 \times 52.65 \mu m$ (width x length) which results in $2587.74 \mu m^2$. For the final PLL sub-module integration, this layout will be replicated to be placed in each of the CP branches.




Figure 5-6 Assembled Bias circuit layout

6. Bias Circuit Post-Layout Verification

The assembled Bias circuit layout design was verified through the single set of design rules provided by Assura of Cadence. To perform the layout verification and parasitic extraction process the following tools were used: DRC (Design Rule Checking), LVS (Layout Versus Schematic), and QRC (Quantus Resistive-Capacitive).

6.1. DRC Assembled Bias Circuit Verification

The DRC verification allowed the evaluation of different design features, in the Bias circuit layout design the following DRC sub-classes were considered:

- DRC-Main. To check the dimension of interconnection and spacing between layers and devices.
- DRC-Antenna. To avoid antenna effect on interconnection lines.
- DRC-Density. To check uniform material (poly and metals) density across the chip for manufacturing requirements
- DRC-ESD. To check electrostatic discharge design rules.

Figure 6-1 shows an example of the resulting reports after performing each of the indicated DRC categories:

```
Assura Summary Report

@(#)@CDS: aveng_64 version av4.1:Production:dfII6.1.6-64b:IC6.1.6-64b.500.13.2 12/23/2015 11:53 (sjfn1732) $
sub-version 4.1_USR5, integ signature 2015-12-23-1118

run on fv00 from /media/Ext/sfw/ASSURA41/tools.lnx86/assura/bin/64bit/aveng on Mon Jul 23 21:06:53 2018

Run Summary

Total cells checked = 1
Total rules checked = 14282

Run time = 4.00 seconds
CPU time = 2.59 seconds
VM HWM = 2334 Mbytes
Disk HWM = 0 Mbytes
Disk HWM = 0 Mbytes
Eman HWM = 0 Mbytes

End of Summary Report
```

Figure 6-1 Assura DRC summary report on assembled Bias circuit.

6.2. LVS Assembled Bias Circuit Verification

For the Bias circuit, the LVS verification confirmed the matching between the schematic view and layout view. In this checking, information, nets, devices, and parameters between schematic and layout were compared to detect rule errors. After fixing the emerged issues, the Virtuoso layout editor sends a message that confirms the correct evaluation (see **Figure 6-2**).



Figure 6-2 Assura LVS successful evaluation message.

6.3. QRC Assembled Bias Circuit Verification

The latest verification for Bias circuit is the parasitic extraction, the use of QRC allowed to extract all effects of parasitic devices (capacitor, resistors, and inductors), which could be merged with the original netlist. In other words, all parasitics are not designed but they are present, therefore must be taken into consideration.

Figure 6-3 shows the extracted view resulting from the QRC. This view will be used in performing the post layout simulation to compare the pre- and post-layout simulation results.




Figure 6-3 Extracted view from QRC.

6.4. Post Layout OTA Circuit Verification

After layout design rule verification, the performance of the OTA circuit is evaluated using the test-bench observed in **Figure 6-5**. In this test-bench, the pre and post layout OTA circuits are evaluated to compare the DC and AC response. **Figure 6-4** shows the transient response for VOCM signal, a difference of **39.08 mV** (-5.45%) is observed after layout optimization.

The AC response comparison is observed in **Figure 6-6**, a gain difference of **1.09 dB** (-2.75 %) is the final achievement after layout optimization. In regards to the phase (**Figure 6-7**), there are no differences between the pre and post layout plots.




Figure 6-5 Two stage OTA test bench for post-layout verification.




Figure 6-4 Two stage OTA VOCM signal pre and post layout comparison.




Figure 6-6 OTA pre and post layout comparison for AC response.




Figure 6-7 Two stage OTA pre and post layout phase comparison in AC response.

6.5. Post Layout Assembled Bias Circuit Verification

Layout verification for Bias circuit was completed using the test bench showed in **Figure 6-8**, in this test bench the only stimulus applied was VDD/VSS performing a DC analysis during 1us (same as the circuit shown in **Figure 4-9**), the pre-layout circuit was also added to compare both responses. The transient response for bias voltage is observed in **Figure 6-9**, after layout optimizations, the post-layout response reaches **331.01 mV** versus a pre-layout response of **334.66 mV**, this represents a difference of **-3.64 mV**, which means a deviation of **-1.08%**.




Figure 6-8 Vbias test bench for post-layout verification.




Figure 6-9 Vbias signal pre and post layout comparison.

6.6. Post Layout Bias Circuit Verification Integrated to CP

The final verification of Bias circuit was performance when it is assembled to the CP circuit. **Figure 6-11** shows the test bench used for pre and post layout simulation, the test bench parameters are the same used in chapter 4 (see **TABLE IV**) using a differential square waveform during 500 ns of DC analysis. The evaluated behavior of this Bias-CP circuit was the current charge and discharge curves (**Figure 6-10** and **Figure 6-12** respectively). Additionally, the behavior of dynamic current is compared (see **Figure 6-13**).

Post layout signals respect to pre-layout shows a difference for charge stage of 32.70 mV which represents a decrement of -3.78% (measurement taken at the large delta detected between pre and post layout signals). For the discharge stage, the major increment detected was 34.67 mV (10.17%). Finally, the observed difference for dynamic current was 4.47 µA (-4.43%).




Figure 6-11 Vbias test bench for post-layout verification.




Figure 6-10 CP circuit charge stage pre and post layout comparison.




Figure 6-12 CP circuit discharge stage pre and post layout comparison.




Figure 6-13 CP branch dynamic current pre and post layout comparison.

6.7. Figures of Merit of Bias Circuit Design.

As a final remark, the **TABLE VIII** show a design targets comparison versus the final results. As previously was indicated in chapter 3, the largest difference obtained in GBW will not affect the CP performance due to low frequency (DC) application.

TABLE VIII BIAS CIRCUIT FIGURES OF MERIT

Figure of Merit	Design Target	Final Results	Delta
Two Stage OTA Gain	40 dB	38.64 dB	-3.40%
Two Stage OTA GBW	40 KHz	33.34 MHz	-16.65%
Bias Voltage	335 mV	331.01 mV	-1.19 %

As well as was presented throughout this work, the final comparison between the ideal performance of CP and the Bias circuit integrated to CP is observed in **TABLE IX**. Charge and discharge are symmetric curves, however numerically the discharge process appears with a higher variation, but this is because of low voltage values registered during signal captured are proportionally smaller.

TABLE IX
BIAS CIRCUIT INTERGRATED TO CP FINAL COMPARISON

Figure of Merit	CP Design Reference*	Final Results*	Delta
Charge Stage Voltage	856.66 mV	830.66 mV	-3.03%
Discharge Stage Voltage	347.77 mV	375.31 mV	7.91%
Dynamic Current	99.92 μΑ	96.37 μΑ	-3.55%

^{*}Reference measurements were taken at 185us for charge/discharge voltage and 175us for dynamic current during 500ns of transient simulation

Conclusion

In this document, we have presented the design of Bias Voltage circuit integrated to a Charge Pump circuit in 130nm BiCMOS technology using GLOBALFOUNDRIES cmrf8hp process design kit and Cadence Virtuoso tools. Although the implemented architecture is widely used in many analog applications, the CP circuit dependency triggered the target specifications and consequently leads to create a customized design. The Bias circuit based on the CP topology allowed the use of a replica circuit that keeps the same transistors sizes to track the current CP's branch variation then locking the required Bias voltage of CP circuit.

During the design process, some challenges were faced:

- The proposal of the correct size of Cc capacitor in the OTA circuit is crucial to obtain an
 adequate GBW, and then the proper GBW defines a suitable value for bias current which
 finally defines an acceptable transistor size.
- The proper value definition of the VICM and VOCM to give enough voltage budget to maintain all transistors working on saturation region. PVT demonstrates the need to satisfy the relation between VDs and Vdsat using a considerable voltage margin.
- Once the relation between CL and Cc is satisfied, a trade-off between the GBW and Cc was
 created through the transconductance value. At the same time transconductance defined the
 bias current and size of transistors. That is, even though the CP application required a low
 frequency (DC) signal, it was necessary to increase the GBW specification to accomplish the
 described trade-off.

The presented design can be considered as a good start point, but certainly, there are many areas of opportunity for improvement, among them one can mention the following:

- The use of an OTA self-cascode topology could provide at least 50% more voltage gain to give fast compensation to the CP current variations.
- The replacement of the bias resistor (passive load) by two-array transistors connected as a diode (active load) would allow maintaining a proper bias voltage over process variations.

Appendix

A. 130 BICMOS TECHNOLOGY CHARACTERIZATION

To use complex MOSFET models used by simulation programs is one of the main obstacles for analog circuit design. The key parameter extraction is the process which gives to the circuit designers the start point for preliminary hand calculation. The initial calculation of this work was based on the BSIM3v3 Key Parameter Extractions for Efficient Circuit Designs [11].

The test bench used for 130nm BiCMOS key parameter extraction is observed in **Figure** A-14, this process is performed for n and p-mos devices, so the voltage and current sources are accordingly located. To guarantee to be in saturation, the dimension ratios of mosfet are set in 1, then, in order to cover all physical and electrical dependences effects, the (W/L) are varied as 1/1, 2/2, 5/5, 10/10, 20/20, 50/50, and 100/100, while bias current is swept from 1uA to 200uA.




Figure A-14 Test bench for 130nm BiCMOS key parameter extraction.

The K parameter (transconductance) is extracted from the Betaeffective (Beff) as:




Figure A-15 KN (NMOS) graph for 130nm BiCMOS technology.




Figure A-16 KP (PMOS) graph for 130nm BiCMOS technology.

Figure A-15 and Figure A-16 show the Kn (NMOS) and KP (PMOS) plots for 130nm BiCMOS technology. For Bias circuit design, the selected value for L was 320nm, so the (W/L) ratio 1/1 is the reference for each parameter, then, the ID selected in each graph was $I_B/2$, so the approximated value chosen for a reference was ID \approx 12.6 μ A.




Figure A-17 VTH (NMOS) graph for 130nm BiCMOS technology.




Figure A-18 VTH (PMOS) graph for 130nm BiCMOS technology.

Figure A-17 and **Figure** A-18 shows the VTH parameter for NMOS and PMOS respectively, **Figure** A-19 and **Figure** A-20 show the extraction of λ parameter, this last parameter is based on the following equation:

$$\lambda = \frac{G_{DS}}{I_{DS}} \tag{A-2}$$




Figure A-19 λ(NMOS) graph for 130nm BiCMOS technology.




Figure A-20 λ(PMOS) graph for 130nm BiCMOS technology.

TABLE X shows a summary of the extracted parameters used in this work, these are the reference for the initial hand calculation (see Chapter 3).

TABLE X 130NM BICMOS DESIGN PARAMETERS

Parameter	NMOS	PMOS
$\mathbf{K} (uA/V^2)$	451.107	63.903
VTH(mV)	280.169	-269.051
λ (m)	409.998	-174.915

В. RESISTIVE VOLTAGE REFERENCE (PROGRESSIVE DETERMINATION VALUES)

$$N = \frac{V_{DD}}{V_{v}} \tag{A-3}$$

$$N = \frac{V_{DD}}{V_X}$$


$$M \approx \frac{V_{REF}}{V_X}$$
(A-3)

N: Number of resistors (entire value).

Vx: the voltage variation (increment/decrement) between nodes.

VREF: Voltage Reference (VICM)

M: Number of nodes whose value measured respecting Vss has the VICM (entire value).



C. VDSAT APPROACH FOR DESIGN PURPOSES

In this work, an important parameter that was assumed during the design stage (chapter 3) was the saturation voltage (V_{Dsat}). Taking into account the two stage OTA topology used on Bias circuit (**Figure A-21**), it is possible to deduce that the first stage of the OTA has the largest route from VDD to VSS (three MOSFET either M3-M1-MB2 or M4-M2-MB2), so, the available budget in terms of voltage for these transistors is VDD/3, this means, each transistor would have 400 mV as budget for its own VDs.

Given the condition to keep saturated each transistor (A-5), the determination to propose 200 mV as V_{Dsat} was only the purpose to ensure that V_{Dsat} has a half of the available voltage budget for V_{DS} .

$$V_{DS} > V_{GS} - V_{TH} = V_{dsat} \tag{A-5}$$




Figure A-21 Two stage OTA supply distribution.

D. PVT CORNERS FOR OTA AND BIAS CIRCUIT




Figure A-22 OTA PVT AC response.




Figure A-23 OTA phase PVT AC response.




Figure A-24 OTA VOCM PVT DC response.




Figure A-25 CP circuit charge stage PVT.




Figure A-26 CP circuit discharge stage PVT.

E. PLL BLOCK SPECIFICATION

The requirements to develop the PLL design are shown below:

- 1.2V power supply
- PLL generates clock signals up to 800.0 MHz (Max. 1.0 GHz)
- One clock output with 8 phases @800MHz (Phases: 0°,45°, 90°, 135°, 180°, 225°, 270° and 315°)
- Max. output skew of 60ps
- Internal and external PLL Feedback
- Ambient temperature range: 0C to +70C
- Spread spectrum compatible
- 60 ps max cycle-cycle jitter
- 10 ps max I/O Phase Jitter
- 10 ps max static phase offset (SPO)
- 60 ps max output–output skew
- PLL Lock time < 10us
- Current Consumption < 20mA
- Output Duty Cycle = 50% +/- 1%
- Rise & Fall time: 100ps
- Output Load = 10pF per output
- Vx = VDD/2 + /-1%

References

- [1] J. Rogers, C. Plett, y F. Dai, *Integrated circuit design for high-speed frequency synthesis*. Boston: Artech House, 2006.
- [2] G. Bhargav, G. Prasad, S. D. Canchi, y B. Chanikya, «Design and analysis of phase locked loop in 90nm CMOS», en 2016 Thirteenth International Conference on Wireless and Optical Communications Networks (WOCN), Hyderabad, India, July 2016, pp. 1-7.
- [3] A. Sedra y K. C. Smith, Microelectronic Circuits, Edición: 6. New York: Oxford Univ Pr, 2009.
- [4] J. G. Proakis y M. Salehi, *Communication systems engineering*, 2. ed., [Nachdr.], internat. ed. Upper Saddle River, NJ: Prentice Hall, 2002.
- [5] J. Kim, Y. Hwang, y Y. Moon, «A study of the referenceless CDR based on PLL», en 2016 International SoC Design Conference (ISOCC), Seoul, Korea, October 2016, pp. 265-266.
- [6] «Phaselock Techniques, 3rd Edition», *Wiley.com*. [En línea]. Disponible en: https://www.wiley.com/en-mx/Phaselock+Techniques%2C+3rd+Edition-p-9780471430636. [Accedido: 02-nov-2018].
- [7] B. Razavi, «Challenges in the Design of High-Speed Clock and Data Recovery Circuits», *IEEE Communications Magazine*, p. 8, 2002.
- [8] E. Juarez-Hernandez y A. Diaz-Sanchez, «A novel CMOS charge-pump circuit with positive feedback for PLL applications», en *ICECS 2001. 8th IEEE International Conference on Electronics, Circuits, and Systems (Cat. No.01EX483)*, Malta, 2001, vol. 1, pp. 349-352.
- [9] Saul Alfonso Núñez Corona, «Diseño de Circuito analógico de polarización para Sistema SerDes», Instituto Tecnológico de Estudios Superiores de Occidente, Jalisco, México, 2015.
- [10] P. E. Allen y D. R. Holberg, *CMOS analog circuit design*, 3rd ed. New York; Oxford: Oxford University Press, USA, 2012.
- J. Ngarmn'il y W. Sangnak, «BSIM3v3 Key Parameter Extractions for Efficient Circuit Designs», p. 5, 2000.
- [12] Aaron Desiga Orendain, «DESIGN OF PFD AND CHARGE PUMP IN 130NM BICMOS TECHNOLOGY», Instituto Tecnológico de Estudios Superiores de Occidente, Jalisco, México, 2018.