Reporte de formación complementaria en área de concentración en diseño electrónico de alta frecuencia

Rodríguez-Jiménez, Edgar A.


Enlace directo al documento: http://hdl.handle.net/11117/5196

Este documento obtenido del Repositorio Institucional del Instituto Tecnológico y de Estudios Superiores de Occidente se pone a disposición general bajo los términos y condiciones de la siguiente licencia: http://quijote.biblio.iteso.mx/licencias/CC-BY-NC-2.5-MX.pdf

(El documento empieza en la siguiente página)
INSTITUTO TECNOLÓGICO Y DE ESTUDIOS SUPERIORES DE OCCIDENTE

Reconocimiento de validez oficial de estudios de nivel superior según acuerdo secretarial 15018, publicado en el Diario Oficial de la Federación el 29 de noviembre de 1976.

Departamento de Electrónica, Sistemas e Informática

MAESTRÍA EN DISEÑO ELECTRÓNICO

REPORTE DE FORMACIÓN COMPLEMENTARIA EN ÁREA DE CONCENTRACIÓN EN DISEÑO ELECTRÓNICO DE ALTA FRECUENCIA

Trabajo recepcional que para obtener el grado de

MAESTRO EN DISEÑO ELECTRÓNICO

Presenta: EDGAR ABRAHAM RODRIGUEZ JIMENEZ

Asesor: JOSE LUIS CHAVEZ HURTADO

Content

Introduction ..................................................................................................................................................1

1. Analysis of a Parallel Coupled Band-Pass Filter for WLAN .........................................................3
   1.1. INTRODUCTION .................................................................................................................................3
   1.2. BACKGROUND .......................................................................................................................................3
   1.3. RESULTS .................................................................................................................................................4
   1.4. CONCLUSIONS .......................................................................................................................................5

2. Via Stitching to Improve Signal Integrity Quality on High Performance PCBs .................................................6
   2.1. INTRODUCTION .......................................................................................................................................6
   2.2. BACKGROUND .........................................................................................................................................6
   2.3. RESULTS .................................................................................................................................................7
   2.4. CONCLUSIONS .......................................................................................................................................8

3. Optimization of a Single-Stub Shunt Tuning Network Through Space Mapping ..............................................9
   3.1. INTRODUCTION .......................................................................................................................................9
   3.2. BACKGROUND .......................................................................................................................................9
   3.3. RESULTS .................................................................................................................................................10
   3.4. CONCLUSIONS .......................................................................................................................................11

4. Conclusions ................................................................................................................................................12

Appendix ....................................................................................................................................................13
   A. ANALYSIS OF A PARALLEL COUPLED BAND-PASS FILTER FOR WLAN .................................15
   B. VIA STITCHING TO IMPROVE SIGNAL INTEGRITY QUALITY ON HIGH PERFORMANCE PCBs .................................................................................................................................27
   C. OPTIMIZATION OF A SINGLE-STUB SHUNT TUNING NETWORK THROUGH SPACE MAPPING ..................33
**Introduction**

Moderns life demands data transfers at all times, from personal computers, smart phones, cars, televisions and many other devices connected over the internet, generating roughly 2.5 quintillion bytes of data per day in 2017. To be able to attend such amount of information, the operation frequencies of many electronic devices are growing exponentially, considering that data should be delivered as fast as possible to meet the requirements of different applications such voice calls, video streaming, driving directions and so on. This enhances the need for specialized professionals to deal with the design of appliances that provide the required support to this demanding industry.

The present reception document includes the summaries of the projects carried out in the subjects of *High Frequency Electronics Design*, *Methods of Simulation of Electronic Circuits* and *Modeling and Design of Circuits Based on Optimization*, which make up the concentration area in high frequency electronic design. Those projects included the analysis of a parallel coupled band-pass filter for WLAN, the study of via stitching to improve signal integrity quality on high performance PCBs and the optimization of a single-stub shunt tuning network using space mapping techniques. The experience acquired when developing each of the practices has been directly applied to real work cases for the design of server boards in both aspects: electrically (schematics and components selection) and physically (PCB design).

In particular, this specialization path covers a design cycle considering that a high frequency design can be developed, properly simulated with appropriate software and even optimized to guarantee its operation under the given specifications. None the less, other classes of this program like PCB design, digital design and analog design with commercial devices strengthen the reached skills.
1. Analysis of a Parallel Coupled Band-Pass Filter for WLAN

1.1. Introduction

The microwave filter is a two port network which is used to control the frequency response, admitting frequencies within the pass band and rejecting or attenuating them in the stop band of the filter. This project consisted in designing and analyzing a parallel coupled band pass filter operating at 2.4 GHz with a 240 MHz bandwidth, common in the 802.11 standard for WLAN. Its objective is to become familiar with the design methods revised during classes and get certain level of expertise designing from the analytical perspective up to the simulation space.

1.2. Background

The filter structure consists of open circuited coupled microstrip lines that are quarter wavelength long (λ/4) and are equivalent to a shunt resonant circuit. The coupling gaps correspond to the admittance inverters in the low-pass prototype circuit. Even-odd mode characteristic impedances of parallel coupled half wave resonators are computed using admittance inverters. These even-odd mode impedances were then used to compute physical dimensions of the filter. Specifications considered microstrip copper traces in a FR4 material and the parameters obtained are summarized in Table I.

<table>
<thead>
<tr>
<th>N</th>
<th>Z_{odd}</th>
<th>Z_{even}</th>
<th>Z_0</th>
<th>W</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>39.36</td>
<td>70.03</td>
<td>52.5</td>
<td>1.45</td>
<td>17.02</td>
</tr>
<tr>
<td>2</td>
<td>39.9</td>
<td>67.98</td>
<td>52.08</td>
<td>1.5</td>
<td>16.98</td>
</tr>
<tr>
<td>3</td>
<td>40.98</td>
<td>64.58</td>
<td>51.44</td>
<td>1.59</td>
<td>16.91</td>
</tr>
<tr>
<td>4</td>
<td>39.9</td>
<td>67.98</td>
<td>52.08</td>
<td>1.5</td>
<td>16.98</td>
</tr>
<tr>
<td>5</td>
<td>39.36</td>
<td>70.03</td>
<td>52.5</td>
<td>1.45</td>
<td>17.02</td>
</tr>
</tbody>
</table>
1. Analysis of a Parallel Coupled Band-Pass Filter for WLAN

The result constitutes a five coupled pairs that placed together form a 4th grade filter with a layout defined as in figure 1-1.

Since under the same specifications, the number of poles in Butterworth filters it is more elevated than Chebyshev filters, the second filter option was selected for practical implementation reasons, considering that the number of elements required to build it will be significantly lower.

1.3. Results

When setting up the simulation it is possible to ignore some effects as the losses of the material, in which case the results trend to be more precise but inexact when taken to real world or when a stricter set of parameters is considered. The simulation of the filter using a basic setup, matches the 2.4 GHz frequency as expected, but when adding losses and a more robust simulation set up the response moved drastically to the left to approximately 1.6 GHz as shown in the bottom of figure 1-2.
1. **Analysis of a Parallel Coupled Band-Pass Filter for WLAN**

![Figure 1-2](image_url) Filter response with lossless material in top and lossy material in bottom.

1.4. **Conclusions**

Even when the initial design works under some parameters and considerations, the final result can be different if the initial assumptions and requirements are not well defined and/or considered in the design process. This highlights the importance of analyzing simulation results, verifying that the outcome responds as expected and that significant effects are adequately contemplated. Personally, the experience acquired during the course and particularly during the project developed, enhances the importance of understanding not only the design requirements and the tools used to create it but also the environment that it will be submitted to as part of a bigger system. This practice would highlight assumptions that must be consider in order to deliver better designs with less prototypes, which can be traduced in quicker developments and cost reductions.
2. Via Stitching to Improve Signal Integrity Quality on High Performance PCBs

2.1. Introduction

Via hole transitions are the major contributors to signal degradation in PCB interconnections, the higher the frequency of the signal the higher the signal deterioration. There are many considerations to mitigate such undesired effects, like selecting better materials which will add more cost to the systems or choosing wisely the layers of routing to minimize via stubs, but via stitching is one of the most common manner to alleviate the problem. However, in modern PCB designs the real state is highly demanded to accommodate all elements required to make the system work in form factors that are normally too tight. Then an optimal position on the stitching vias is crucial to avoid over designs or even worst under designs. The intention of this analysis is to better understand the stitching vias effects depending on the distance from the signal via.

2.2. Background

A stitching via is used to tie together larger copper areas on different layers, creating a strong vertical connection through the board structure, helping to maintain a low impedance and short return loops.

The study has considered a frequency swept from 5 to 20 GHz with a single stitching via initially located 400 mils away from the signal via. Then it will move closer to the signal via to up to 200, 100 and 50 mils. The effects on each case are mean to be analyzed to be able to conclude where those vias are worth in a design.
2. VIA STITCHING TO IMPROVE SIGNAL INTEGRITY QUALITY ON HIGH PERFORMANCE

2.3. Results

The graphs of the different tests evidently shows how the via provides a continuous return path, but their effect varies from distance to distance.

![Figure 2-1](image)

**Figure 2-1** Signal via with no stitching via is shown on the left and with a stitching via located 100 mils away is shown on the right.

Table II summarizes results of each of the cases, detailing the magnitude in dB for the different frequencies, considering 5, 10, 15 and 20 GHz. Numbers in different color indicate the closest case (signal via distance) that meets the \( \lambda/8 \) rule for each frequency.

<table>
<thead>
<tr>
<th>SV Distance (mils)</th>
<th>( S_{21} ) at 5 GHz (dB)</th>
<th>( S_{21} ) at 10 GHz (dB)</th>
<th>( S_{21} ) at 15 GHz (dB)</th>
<th>( S_{21} ) at 20 GHz (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>NA</td>
<td>-2.5</td>
<td>-3.1</td>
<td>-1</td>
<td>-10.5</td>
</tr>
<tr>
<td>400</td>
<td>-2.4</td>
<td>-3</td>
<td>-1</td>
<td>-8.2</td>
</tr>
<tr>
<td>200</td>
<td>-2.2</td>
<td>-2.8</td>
<td>-0.8</td>
<td>-15</td>
</tr>
<tr>
<td>100</td>
<td>-2.1</td>
<td>-2.6</td>
<td>-0.6</td>
<td>-9</td>
</tr>
<tr>
<td>50</td>
<td>-2</td>
<td>-2.5</td>
<td>-0.5</td>
<td>-8</td>
</tr>
</tbody>
</table>
2. VIA STITCHING TO IMPROVE SIGNAL INTEGRITY QUALITY ON HIGH PERFORMANCE

2.4. Conclusions

Stitching vias need to be placed close to signal vias, the closer the better, without exceeding $c$. This aligns with the practical and common approach that states that if the ground vias spaces from 1/8 or less of the wavelength of the signal of interest, the ground plane will look like a solid ground. When stitching vias are placed far away from the signal via, in this case over the $\lambda/8$, they may represent a miss usage of board real estate that do not help to improve signal quality since it will not provide a continuous return path.

The addition of grounding vias in very crowded designs with vague design guidelines like "as close as possible" becomes an issue if initially considerations are not made. Having a better approach of how this rule can be practically implemented helps to make the right decision for each case. Besides the described case, in the topic of *Methods of Simulation of Electronic Circuits*, the study of statistical analysis like Monte-Carlo and yield, are tools highly used in the industry that add value to the design process due to its data contributions that predicts the behavior of the system by considering tolerances, ensuring a robust customer ready design.
3. Optimization of a Single-Stub Shunt Tuning Network Through Space Mapping

3.1. Introduction

This work shows the optimization of a single stub shunt tuning network on a transmission line using space mapping (Figure 3-1). This is a simple synthetic problem that has been used to illustrate the benefits of using a space-mapping approach over other techniques like direct optimization algorithms.

![Figure 3-1 Single stub shunt tuning network layout.](image)

3.2. Background

The transmission line described in figure 3-1, must match a load impedance ($Z_L$) that consist of 0.8 pf in parallel with 73 ohms, considering a characteristic impedance of 50 ohms and a operation frequency of 4GHz. In one hand, the coarse model will use ideal and lossless transmission lines and will start from an optimized point that satisfies the requirements of the design (3-1). On the other hand, the fine model uses lossy microstrips equivalent circuits.

$$x_c = [100\,\text{mm} \ 0.99\,\text{mm} \ 13.11\,\text{mm}] \quad (3-1)$$

For this case the Broyden-based input space-mapping algorithm will be used to find a suitable solution.
3. OPTIMIZATION OF A SINGLE-STUB SHUNT TUNING NETWORK THROUGH SPACE MAPPING

Initial response, obtained when using \( Xc^* \) at the coarse and the fine model is shown in figure 3-2. It is noted how the coarse model provides an exact response at 4GHz (blue line), while the fine model response deviates from the target (red line).

![Coarse and fine models response on the initial design.](image)

3.3. Results

After 22 iterations from the initial design the new variable values found a better response when using the fine model that follow closely the response of the coarse model (3-2) represented by the green line in figure 3-3.

\[
R_f (xt^{SM}) = [1 \text{ mm} \ 1 \text{ mm} \ 15.0072 \text{ mm}]
\]  

(3-2)

![Optimized response.](image)
3. OPTIMIZATION OF A SINGLE-STUB SHUNT TUNING NETWORK THROUGH SPACE MAPPING

3.4. Conclusions

Based on the responses obtained, it is clear that just few evaluations using the fine model are needed to achieve the desired response, reducing significantly the computing power required to run heavy simulations that may take days to get completed. For this specific case, the number of iterations may reduce if the feeding line is not included as one variable because it is not really a design variable and can be selected arbitrarily. However, since it got included, its value was modified on the final response compensating part of the losses.

For this case, Broyden algorithm contemplated three cases to stop: when a solution is found, when the relative change in the optimization variable is small enough and when the maximum number of iterations is reached:

\[ \| f(x_{i+1}) \|_\infty < \epsilon_f \quad \lor \quad \| x_{i+1} - x_i \|_2 < \epsilon_x (\| x_i \|_2 + \epsilon_x) \quad \lor \quad i > i_{\text{max}} \]

Although, the study case is focused on the space mapping technique, there are other topics that are being exploited in professional applications like parameter extraction, to obtain recipes of a driver in a particular channel (transmission lines with some specific characteristics) and neural networks that are getting used in the ascendan marked of the artificial intelligence, also known as AI. Those advanced topics complement the formation of resources that need to apply more advanced techniques to stay in sync and respond to the demands of the every time more accelerated electronics industry in any of its wide segments.
4. Conclusions

Summarize the learnings and describe the experiences of the last years in a single page, it is a challenging task. Five years back, I remember my interview to get accepted into the program, there was one question that I would like to retake now, it was: Why I was interested in the electronic design masters studies plan?. My reason was that I wanted to keep building a solid technical formation in electronic design, complement it with skills on the product development, technological entrepreneurship, businesses plans and a set of personal attributes need to succeed as professional and as person. Today, I can proudly say that the objective has been met. During this time, I have developed a stronger capacity for the design and development of innovating electronics systems with a business perspective, integration, experimentation and an integral view to address technological problems in multidisciplinary teams.

The three described projects in the present document are probe of the acquired knowledge on the concentration area in high frequency electronic design. The same and other principles on this field have been incorporated in my professional career developing server systems that not only represent a technical challenge but also a social compromise to rise up the design standards to take care and minimize the negative impact to the environment by efficiently using energy, and selecting and promoting the usage of more friendly materials but always keeping the percepts of global business like schedule, cost quality of products.

This has been a great endeavor that will constitute a strength pillar in my personal and professional life.
Appendix
A. ANALYSIS OF A PARALLEL COUPLED BAND-PASS FILTER FOR WLAN

Introduction

Nowadays the operation frequency of modern systems is increasing exponentially. Therefore, the technologies used in the day to day require more complex systems which in turn challenging the design techniques to create in series manufacturable systems, balancing their performance and cost. One of the most exploited wireless technology is the WLAN (Wireless Local Area Network), connecting to internet, millions of people around the world every day. Computers, tablets, smart phones, televisions and even refrigerators are connected to the net providing a modern life style. Key parts on these complex systems are the filters designed to either transmit or receive data through the endpoints, particularly to the known operation frequency of 2.4 GHz that covers the popular standard 802.11.

This study presents a band-pass filter operating at a center frequency of 2.4 GHz with 240 MHz of bandwidth. It will be designed and simulated only. Since the micro-strip filters are considered as one of the important components for a Local Area Network, many different designs can be found in both academic studies and the industry, however our objective is to become familiar with the design methods presented in class, and get certain level of expertise designing from the analytical perspective to the simulation (unfortunately there is no chance to fabricate the design and correlate data). Optimization processes are out of the scope of the work.

Theoretical Analysis

From the basic design parameters mentioned previously, we can list the following:

- Filter Type = Band-Pass
- $f_c = 2.4$ GHz
- $BW = 240$ MHz
- $f_1 = 2.28$ GHz
- $f_2 = 2.52$ GHz
- 0.5 dB Ripple
- FR4
- $Er = 4.7$
- Loss Tangent=0.021
- $H = 1$mm
- $T = 0.01$m
It is known that under the same specifications, the number of poles in Butterworth filters is more elevated than Chebyshev filters, this means that the order of the filters is more elevated. This fact leads us to select the Chebyshev type for practical implementation reasons, since the number of components required to construct one or the other will be reduced significantly. Thus, we would start with the calculations by obtaining the frequency delta and based on the “g” parameters, which are obtained from the plotting of the normalized frequency versus attenuation, we can calculate the value of the concentrated parts. In order to do all calculations we will use the following Scilab script that helps with all the processing. Note that the targeted outcome is a 4th grade filter.

```scilab
// *******************************************************************************
// Parallel Coupled Filter for WLAN - High Frequency Electronic Design
// Edgar Abraham Rodriguez Jiménez
// December, 2014
// *******************************************************************************

// Defining Project Requirements:
fc = 2.4e9;  // Central Frequency
f1 = fc - 120e6;  // Low Frequency
f2 = fc + 120e6;  // High Frequency
Zo = 50;  // Characteristic Impedance
N = 4;  // Filter Grade

// FR4 physical characteristics and PCB parameters definitions:
Er = 4.7;  // Relative permittivity
lt = 0.021;  // Loss Tangent
H = 0.001;  // Dielectric thickness specified in meters
T = 0.00001;  // Trace thickness specified in meters

// First Set of calculations:
D = (f2 - f1) / fc;
iat = (f2 / fc) - 1;
Wo = sqrt((2 * pi * f1) * (2 * pi * f2));
Vp = 3e8 / sqrt(Er);

// Defining column vectors to store values/results
J_N = zeros(5, 1);
ZO_N = zeros(5, 1);
ZE_N = zeros(5, 1);

// For a 4th order Chebyshev Filter, the g parameters are:
g0 = 1;
g1 = 1.6703;
g2 = 1.1926;
g3 = 2.3661;
g4 = 0.8419;
g5 = 1.9841;
```
Transforming the low pass filter to band pass filter

Parallel Components

\[ L_1 = \frac{Z_0 \cdot D}{(\omega_0 g_1)}; \]
\[ C_1 = g_1 / (Z_0 \cdot \omega_0 \cdot D); \]
\[ L_2 = \frac{Z_0 \cdot D}{(\omega_0 g_3)}; \]
\[ C_3 = g_3 / (Z_0 \cdot \omega_0 \cdot D); \]
\[ L_5 = \frac{Z_0 \cdot D}{(\omega_0 g_5)}; \]
\[ C_5 = g_5 / (Z_0 \cdot \omega_0 \cdot D); \]

Serial Components

\[ L_2 = \frac{Z_0 \cdot g_2}{(\omega_0 D)}; \]
\[ C_2 = D / (Z_0 \cdot \omega_0 \cdot g_2); \]
\[ L_4 = \frac{Z_0 \cdot g_4}{(\omega_0 D)}; \]
\[ C_4 = D / (Z_0 \cdot \omega_0 \cdot g_4); \]

Odd and Even Z characteristics calculations:

\[ J_N(1,1) = g_4 * \sqrt{\pi} / ((\sqrt{\pi} * D) / (2 * g_0 * g_1)); \]
\[ J_N(2,1) = g_4 * \sqrt{\pi} / ((\sqrt{\pi} * D) / (2 * g_1 * g_2)); \]
\[ J_N(3,1) = g_4 * \sqrt{\pi} / ((\sqrt{\pi} * D) / (2 * g_2 * g_3)); \]
\[ J_N(4,1) = g_4 * \sqrt{\pi} / ((\sqrt{\pi} * D) / (2 * g_3 * g_4)); \]
\[ J_N(5,1) = g_4 * \sqrt{\pi} / ((\sqrt{\pi} * D) / (2 * g_4 * g_5)); \]
\[ ZO_N(1,1) = g_4 * ((1 + Z_0 J_N(1,1)) + ((Z_0 J_N(1,1))^2)); \]
\[ ZO_N(2,1) = g_4 * ((1 + Z_0 J_N(2,1)) + ((Z_0 J_N(2,1))^2)); \]
\[ ZO_N(3,1) = g_4 * ((1 + Z_0 J_N(3,1)) + ((Z_0 J_N(3,1))^2)); \]
\[ ZO_N(4,1) = g_4 * ((1 + Z_0 J_N(4,1)) + ((Z_0 J_N(4,1))^2)); \]
\[ ZO_N(5,1) = g_4 * ((1 + Z_0 J_N(5,1)) + ((Z_0 J_N(5,1))^2)); \]
\[ ZE_N(1,1) = g_4 * ((1 + Z_0 J_N(1,1)) + ((Z_0 J_N(1,1))^2)); \]
\[ ZE_N(2,1) = g_4 * ((1 + Z_0 J_N(2,1)) + ((Z_0 J_N(2,1))^2)); \]
\[ ZE_N(3,1) = g_4 * ((1 + Z_0 J_N(3,1)) + ((Z_0 J_N(3,1))^2)); \]
\[ ZE_N(4,1) = g_4 * ((1 + Z_0 J_N(4,1)) + ((Z_0 J_N(4,1))^2)); \]
\[ ZE_N(5,1) = g_4 * ((1 + Z_0 J_N(5,1)) + ((Z_0 J_N(5,1))^2)); \]

Displaying Results

\[
\text{disp}('WLAN BAND-PASS FILTER');
\]
\[
\text{disp}('L1 = '+\text{string}(L1));
\]
\[
\text{disp}('C1 = '+\text{string}(C1));
\]
\[
\text{disp}('L2 = '+\text{string}(L2));
\]
\[
\text{disp}('C2 = '+\text{string}(C2));
\]
\[
\text{disp}('L3 = '+\text{string}(L3));
\]
\[
\text{disp}('C3 = '+\text{string}(C3));
\]
\[
\text{disp}('L4 = '+\text{string}(L4));
\]
\[
\text{disp}('C4 = '+\text{string}(C4));
\]
\[
\text{disp}('L5 = '+\text{string}(L5));
\]
\[
\text{disp}('C5 = '+\text{string}(C5));
\]
\[
\text{disp}('Zodd = '+\text{string}(ZO_N));
\]
\[
\text{disp}('Zeven = '+\text{string}(ZE_N));
\]
Found results are shown below:

```plaintext
WLAN BAND-PASS FILTER

Concentrate Components Topology:

--- Z0 -------- L3--C2-------- L4--C4--------
     |          |          |
     L1  C1  L3  C2  L5  C5
     |          |          |

L1 = 1.988D-10
C1 = 2.218D-11
L2 = 9.555D-08
C2 = 1.113D-13
L3 = 1.403D-10
C3 = 3.142D-11
L4 = 2.795D-08
C4 = 1.577D-13
L5 = 1.673D-10
C5 = 2.635D-11

Zodd = 59.368942
Zodd = 39.892174
Zodd = 40.086444
Zodd = 39.902205
Zodd = 39.369144
Zeven = 70.035335
Zeven = 67.98355
Zeven = 64.580161
Zeven = 67.983241
Zeven = 70.034402
```
Up to this point we can start simulating the circuit made of concentrate devices only. This will demonstrate that the filter as it was specified is well calculated at this point. It will be simulated from 1GHz to 3.8GHz, plotting $S_{11}$ in dB and magnitude.

**APLAC simulations with concentrated components:**
Now it is time to define the geometry we will use for our filter. Since the Richardson’s and Kouda’s transformations do not work as desired due to the low impedance traces needed, we foresee another option: The Parallel-Coupled filter. To properly define the shapes, and spaces, it was necessary to calculate the Zodd and Zeven, and then considering the results, the characteristic impedance of each coupled trace (Calculus found in the scrip shown before before).

Once we reach this point, it is mandatory to think about what material will be used for the filter, depending on the material parameters itself or even on availability and price. For this study, we have decided to use the popular FR-4 with the following physical parameters:

![Rigid FR4 standard PCBs – electrical characteristics](image)

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Unit</th>
<th>Value/property/content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dielectric coefficient (εr)</td>
<td>-</td>
<td>4.7</td>
</tr>
<tr>
<td>tan δ</td>
<td>-</td>
<td>0.021</td>
</tr>
<tr>
<td>Volume resistant</td>
<td>Ωcm</td>
<td>3.0 x 10e13</td>
</tr>
<tr>
<td>Electric strength</td>
<td>kV/mm</td>
<td>30</td>
</tr>
<tr>
<td>Surface resistant</td>
<td>Ω</td>
<td>2.0 x 10e13</td>
</tr>
<tr>
<td>CTI</td>
<td>V</td>
<td>&gt;175</td>
</tr>
</tbody>
</table>

Whit all the data gotten up to this point, we used a synthesis calculator to define the W (Width), L (Length) and S (Spacing) that will provide the desired response. The table below summarizes the parameters:

<table>
<thead>
<tr>
<th>N</th>
<th>Z_{odd}</th>
<th>Z_{even}</th>
<th>Z_0</th>
<th>W</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>39.36</td>
<td>70.03</td>
<td>52.5</td>
<td>1.45</td>
<td>17.02</td>
</tr>
<tr>
<td>2</td>
<td>39.9</td>
<td>67.98</td>
<td>52.08</td>
<td>1.5</td>
<td>16.98</td>
</tr>
<tr>
<td>3</td>
<td>40.98</td>
<td>64.58</td>
<td>51.44</td>
<td>1.59</td>
<td>16.91</td>
</tr>
<tr>
<td>4</td>
<td>39.9</td>
<td>67.98</td>
<td>52.08</td>
<td>1.5</td>
<td>16.98</td>
</tr>
<tr>
<td>5</td>
<td>39.36</td>
<td>70.03</td>
<td>52.5</td>
<td>1.45</td>
<td>17.02</td>
</tr>
</tbody>
</table>

Finally, the final topology outcome consist of 5 coupled pairs that placed together form a 4th grade filter working at the central frequency of 2.4 GHz and a 240 MHz band-width:
APLAC implementation is demonstrated below using lossy traces, which in reality has a degraded performance compared to the concentrated simulation.

**APLAC simulations with concentrated components:**
Additionally Sonnet simulations were performed to compare against APLAC, to appreciate the effects of the details that APLAC cannot consider as the mismatch in the borders of the joins.
Sonnet simulations with distributed components:
Lossless:

Lossy:
Conclusions:

As conclusion of the experience we got during this work, we can summarize three main points that we consider as the “key” for a good design:

- Central frequency, band-width and the grade of the resulting filter are essential factor on the design. It may be kind of obvious but it is not when defining the geometry that better suits your design. Mathematically most of the times it is possible to find solutions but not always these solutions are practical. Depending on the application, and the frequencies defined the topology may be totally different, further more if variables as the material, space (real estate), and more are considered for practical and real applications.

- Simulation results and their interpretation. We must never forget that a simulation is just a tool that helps to create a workable design, but it is not a matter of “design and build”. You need to always question your simulation tools and methods and make sure you understand how they work to make accurate decisions not only on the design itself but on the tools and mythologies. Our belief is that time spent during simulations is the part that makes you design successful or unsuccessful.

- Choose wisely, not always the first approach it is the right way to go. Open your mind, eyes and as much books and papers as possible. They will make you learn and understand better. And of course share your own results!

Optimization process will improve filter performance. But for this course it is out of the scope and so for the analysis.
References


- Synthesis calculator; [http://wcalc.sourceforge.net/cgi-bin/coupled_microp].
B. VIA STITCHING TO IMPROVE SIGNAL INTEGRITY QUALITY ON HIGH PERFORMANCE PCBS

Introduction

Nowadays the operation frequency of modern systems is increasing exponentially. Therefore, the need of techniques to improve performance, play a key role to reach desirable operational frequencies. For instance, via-hole transitions are the major contributors to signal degradation in PCB interconnections. Via Stitching is the most common manner to mitigate such effects. However, the placement of the vias in relation with the routing is not quite clearly defined. The objective of this work is to understand how the position (distance) and number of stitching vias improves signal integrity, allowing achieving an optimal performance.

Considering that these extra vias take up precious space on board, designers often need to know when stitching vias are absolutely necessary, and when a design still works without using stitching vias. Simulating and understanding the stitching via effect will help make such decisions.

Background

A stitching via is used to tie together larger copper areas on different layers, creating a strong vertical connection through the board structure, helping maintain a low impedance and short return loops.

For low speed signals (more precisely, with longer rise/fall times), via effects are not significant at all, but with faster signal edge rate (rise-fall time is reduced to about 100ps), via causes noticeable delay and signal degradation.
Some designers decide to be on the conservative side and put at least 2 stitching vias around every differential signal via pair that carries signals with data rates over 1Gbps; some do not follow the guideline at all and include no stitching vias for any multi-Gbps signals. Regarding the locations of stitching vias, some designers leave stitching vias wherever there is room for them; while some pay attention to make sure stitching vias are placed in the vicinity of designated signal vias.

With all these different design practices, some boards are over designed which results in higher product costs, to mention one drawback. To avoid those design problems and maintain cost budget, designers need to understand the effects of stitching vias.

**Analysis Description**

The intention of this project is to understand what are the trade-offs when placing grounding vias depending on the signal of interest and the PCB material. The experiment will analyze the effect of a stitching via at different distances from signal vias of 5, 10, 15 and 20 GHz signals.
Simulation Results

Generic Stack up with no stitching vias:

![Graph and 3D image of simulation results without stitching vias.]

Generic Stack up with stitching vias at 400 mils from signal via:

![Graph and 3D image of simulation results with stitching vias at 400 mils.]

Generic Stack up with stitching vias at 200 mils from signal via:

![Graph and 3D model representing signal vias at 200 mils]

Generic Stack up with stitching vias at 100 mils from signal via:

![Graph and 3D model representing signal vias at 100 mils]
Generic Stack up with stitching vias at 50 mils from signal via:

In general, it is observed that stitching vias need to be placed close to the signal vias. Stitching vias far away from the signal vias waste board space and will not help provide continuous return path. The table below summarizes the results of the simulations for each of the cases:

<table>
<thead>
<tr>
<th>SV Distance (mils)</th>
<th>$S_{21}$ at 5 GHz (dB)</th>
<th>$S_{21}$ at 10 GHz (dB)</th>
<th>$S_{21}$ at 15 GHz (dB)</th>
<th>$S_{21}$ at 20 GHz (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>NA</td>
<td>-2.5</td>
<td>-3.1</td>
<td>-1</td>
<td>-10.5</td>
</tr>
<tr>
<td>400</td>
<td>-2.4</td>
<td>-3</td>
<td>-1</td>
<td>-8.2</td>
</tr>
<tr>
<td>200</td>
<td>-2.2</td>
<td>-2.8</td>
<td>-0.8</td>
<td>-15</td>
</tr>
<tr>
<td>100</td>
<td>-2.1</td>
<td>-2.6</td>
<td>-0.6</td>
<td>-9</td>
</tr>
<tr>
<td>50</td>
<td>-2</td>
<td>-2.5</td>
<td>-0.5</td>
<td>-8</td>
</tr>
</tbody>
</table>
Conclusions

There is a practical and common approach to add grounding vias that says: "If you space your ground vias at 1/8 of a wavelength or less your ground plane will look like a solid ground". If this assumption is taken, then the following numbers would apply for each of the cases simulated on this project:

<table>
<thead>
<tr>
<th>frequency (GHz)</th>
<th>λ (m)</th>
<th>λ (inches)</th>
<th>λ/8 (inches)</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>0.028612303</td>
<td>1.126466</td>
<td>0.140808</td>
</tr>
<tr>
<td>10</td>
<td>0.014306152</td>
<td>0.563233</td>
<td>0.070404</td>
</tr>
<tr>
<td>15</td>
<td>0.009537434</td>
<td>0.375489</td>
<td>0.046936</td>
</tr>
<tr>
<td>20</td>
<td>0.007153076</td>
<td>0.281617</td>
<td>0.035202</td>
</tr>
</tbody>
</table>

So, comparing those numbers with what it was obtained from simulations, it can be concluded that:

- Stitching vias need to be placed close to the signal vias, the closer the better without exceeding $\lambda/8$.
- Stitching vias far away from the signal vias waste board space and will not help provide continuous return path.

References

- Understanding Via Effects, Mentor Graphics. DR. Zhen Mu.
- APLAC Solutions Corporation. Class notes: "Simulation Methods for Electronic Circuits (graduate course)". High-frequency circuit simulation, Full-wave EM simulation
C. OPTIMIZATION OF A SINGLE-STUB SHUNT TUNING NETWORK THROUGH SPACE MAPPING

Introduction

During development of state of the art technologies, high speed signals require special treatment due to their speed increasing. Matching loads is one parameter to take care, using micro strip configurations is a good option to matching loads for high speed signal.

This work shows the optimization of a single stub shunt tuning network on a transmission line using space mapping (Figure 1). This is a simple synthetic problem that will be used to illustrate the benefits of using a space-mapping approach over other techniques like parameter extraction.

![Figure 1]

Optimization Problem

The transmission line described in figure 1, must match a load impedance \( Z_L \) that consist of 0.8 pf in parallel with 73 ohms, considering a characteristic impedance of 50 ohms and a operation frequency of 4GHz.

*Design parameters:*

- \( H = 0.25 \text{ mm}, \varepsilon_r = 4.12 \) and \( \tan \delta = 0.01 \).
Coarse model will not consider losses on the transmission line and will start from an optimized point, which satisfies the requirements of the design (figure 2).

\[ x_c = [100 \text{ mm} \ 0.99 \text{ mm} \ 13.11 \text{ mm}] \]

**Note:** Optimized values extractions are explained on "Complementary Information".

Whereas fine model will take into consideration the losses of the material (Figure 3)
Initial Response using coarse model and fine model is shown in figure 4, in blue is the coarse model which provides the exact response required at 4GHz, whereas in red is the response of fine model is deviated from the expected response. The objective of optimize fine model with Space mapping is to get a $xf^*$ which response complies the 4GHz on spec.

![Figure 4](image)

Basic requirements to use Space mapping optimization is having fine model and coarse model, once those models are available, $xc$ optimized need to be gotten as first step to develop Space mapping.

Current work was optimized using the “Broyden based input space mapping algorithm”, which requires as input the $xc$ optimized, and get the parameter extraction on coarse model in a cycling routing, once parameter extraction are gotten results of new $xf$ is evaluated on fine model, to look for the parameters that Fine model needs to get a response of 4Ghz as the coarse model. Figure 5 depicts the flow diagram of the “Broyden based input space mapping algorithm”.

![Image 1](image)
After running “Broyden based input space mapping algorithm”, the gotten results are:

- $x_f^*$ In green, behaves the same as $x_c^*$ as expected.
- The lengths needed by fine model to comply the specs are:
  \[
  R_f(x_f^{SM}) = [1 \text{ mm} \ 1 \text{ mm} \ 15.0072 \text{ mm}]
  \]

  Number of iterations to find out the $x_f^*$ were 22.

Next figure shows the comparison among $x_c^*$, $x_f$ and $x_f^*$.
Conclusions

• Just some evaluations of fine model are needed, this avoid the usage of computing power in excess. Almost all the simulations in APLAC are done with coarse model, which required less time and less computing power than using the fine model.

• During optimization, the response behavior oscillated and took a lot of iterations, this could be for 2 reasons:

  1. Length for input of the shunt tuning network was added as optimization variable, when it could be ignored.
  2. Because normally shunt networks has a 2 optimized solutions, but at the end the algorithm converged to 1 of them.

• Different response is expected if the model is simulated on electromagnetic simulator as Sonnet.

References

• Space mapping techniques Notes. Dr. José Ernesto Rayas Sánchez
• D. M. Pozar, Microwave Engineering, Wile
• Matlab Help
Complementary Information

The process to calculate $x_c^*$ is as follows:

Calculating the inductive reactance for the capacitor on the load:

$$X_C = \frac{1}{\omega C} = \frac{1}{2\pi \times 4 \times 10^9 \times 0.8 \times 10^{-12}} \approx 49.735 \ \Omega$$

And calculate the parallel of the resistor and the capacitor:

$$Z_L = \frac{R_L \times (-X_C)}{R_L + (-X_C)} = \frac{73 \times (-49.735)}{73 + (-49.735)} \approx 23.143 - 33.968j$$

The Smith chart will be used to find a suitable solution.

Normalizing $Z_L$:

$$z_L = \frac{Z_L}{Z_o} = \frac{23.143 - 33.968j}{50} \approx 0.46 - 0.68j$$

From the chart (added at the end) it is observed that two points of the SWR circle intersects the 1+jb perimeter:

$$y_1 = 1 + 1.25j$$
$$y_2 = 1 - 1.25j$$

Then we obtain the distance from the normalized load admittance to both points towards generator:

$$d_1 (to \ y_1) = 0.170 - 0.143 = 0.027 \ \lambda \ (d_{\min})$$

$$d_2 (to \ y_2) = 0.330 - 0.143 = 0.187 \ \lambda$$

Thus, two solutions will be discovered for the minimum distance ($d_1$), one for open and one for short circuit. For open we move from the left side of the smith chart to the point marked as L1, resulting:

$$\ell_{OC} = 0.358\lambda$$
To simulate in APLAC the results, it is necessary to transform to millimeters $d_{min}$, $\ell_{OC}$:

$$v_p = \frac{c}{\sqrt{\varepsilon_r}} = \frac{3 \times 10^8}{\sqrt{4.12}} \approx 147.8 \times 10^6$$

$$\lambda = \frac{v_p}{f} = \frac{147.8 \times 10^6}{4 \times 10^9} \approx 0.0369 m \approx 36.9 mm$$

$$d_{min} = 0.027 \times \lambda \approx 0.99 mm$$

$$\ell_{OC} = 0.358 \times \lambda = 13.11 mm$$
Smith Chart