Design of a programmable CMOS Charge-Pump for phase-locked loop synthesizers

Gómez-Cruz, Jorge; Sánchez-Hernández, Fernando; Gómez-Mora, Luis Guillermo; Juárez-Hernández, Esdras; Martínez-Guerrero, Esteban


Enlace directo al documento: http://hdl.handle.net/11117/646

Este documento obtenido del Repositorio Institucional del Instituto Tecnológico y de Estudios Superiores de Occidente se pone a disposición general bajo los términos y condiciones de la siguiente licencia: http://quijote.biblio.iteso.mx/licencias/CC-BY-NC-ND-2.5-MX.pdf
Design of a programmable CMOS Charge-Pump for phase-locked loop synthesizers


1. Abstract

A charge pump circuit capable of operating at different switching speed is presented. The switching speed control is added to a typical charge pump circuit by mean of enable switches which allow drive different currents. Charge pump circuit is implemented in AMI 0.5µm CMOS technology. Simulations were performed using Spectre from Cadence™. Simulation results show clearly an increase in the slope of charging or discharging curves of load capacitor during the pumping-up and pumping-down phases.

Keywords: analog electronic design; integrated circuits; charge pump; PLLs; circuit simulation.

2. Introduction

Charge-pump (CP) circuit is a building block of A/D and D/A converters, dynamic random access memory circuits, switched-capacitor circuits and phase locked loop (PLLs). In a PLL system CP circuit consists of two transistor switch which generate up and down current pulses to adjust voltage controlled oscillator (VCO)
control voltage on filter capacitor. Three important issues of on-chip CP circuits are output voltage ripple, power efficiency and area efficiency [1]. Because large output ripple degrades the performance of the circuit that the CP is powering, for most applications, a low output ripple is desired. CPs with very low power efficiency cancel the benefit of scaling the supply voltage down and are not desirable for portable applications. Area efficiency is desirable for many applications as smaller chip areas are less expensive to fabricate. Among different PLL topologies, charge-pump phase locked loop (CPPLL) is widely used in modern wireless communication systems due to the phase-lock advantages, namely their larger system gain, faster frequency detecting reactions, larger range acquisition and a perfect zero static phase error [2], and also offering programmability features, this last allowing to satisfy the needs set by modern RF reconfigurable systems, able to work under different protocols & standards. An ideal CPPLL model has a perfect zero input phase error, but taking the mismatch into account, certain phase error is introduced in practical circuits. That means the matching precision of CP is directly related to the phase error of the whole PLL system. Non ideal behavior of CP can contributes significantly to PLL output jitter [2, 3] and precision of A/D, D/A converters and switched capacitor filters is affected by the charge-induced error voltage. Non idealties come mainly from charge sharing, charge injection and clock feedthrough in MOS analog switches of CPs, so transistors’ switch sizing is a key design variable in order to get best performance of CPs. Different approaches to the reduction of the switch induced error have been proposed in references [4 – 10]. In a PLL system, if phase detector circuit detects change in phase it provides information to CP which converts phase error information into current to generate control voltage of VCO. Up (down) CP current pulses lead to charge (discharge) the filter capacitor. The voltage step during the charge (discharge) is directly related with CP current, then by controlling the magnitude of CP current one could control the charge/discharge speed of filter capacitor and this offers an effective way of enable PLL operation at different frequencies. In this work, a charge-pump topology with two current levels is presented. Design approach of CP circuit is described in section III. In section IV, simulation results will be given. Finally, the conclusion is drawn in section V.

3. Charge-pump circuit

A block diagram of a CPPLL synthesizer system is illustrated in Fig. 1. From this figure, one can note five main blocks: phase /frequency detector (PFD), charge-pump (CP), low pass filter (LPF), and voltage controlled oscillator (VCO) and frequency divider. Among them, the CP consists of two switched current sources that pump charge into or out of the LPF according to the output signal from the PFD. I1 is designed as charging current (I UP) whereas I2 is identified as a discharging current (I DW), and they are nominally equal. Basic operation is as follows: if QA = QB = 0, S1 and S2 are open and Vctrl remains constant. If QA = 1 and QB = 0, then S1 closes whereas S2 is open and I UP charges the filter capacitor (Cp). Conversely, if QA = 0 and QB = 1, S2 closes and S1 opens, then I DW discharges Cp. Thus, if for instance, Vout lags Vin, QA continues to produce pulses and Vctrl rises steadily towards VDD.

From dynamic behavior of CPPLL the relationship between Vctrl, I UP (I DW) and phase difference $\Delta \phi$ is deduced as follows [11]:

$$V_{ctrl}(t) = \frac{I_{UP} T_m}{2 \pi C_p} \Delta \phi = \frac{I_{UP} \phi_0}{4 \pi f C_p}$$

(1)

This means that Vctrl rises in steps proportional to the ratio $I_{UP}/C_p$ every period $T_m$ (see Fig. 2). As an example, suppose a 10MHz clock frequency, a $C_p = 5pF$, and $I_{UP} = 10uA$, the resulting voltage step height is 100mV. As Eq. 1 reveals if one doubles $I_{UP}$, the slope of Vctrl vs t curve should be doubled, that is, the voltage step height now is 200mV. Thus we can
take advantage of this behavior to adjust the speed for charging or discharging filter capacitor [12]. In other words, we can utilize $I_{UP}$ current as an extra variable control to set up the speed response of the PLL system.

![Fig. 1: typical CPPLL synthesizer system.](image1.png)

![Fig. 2: step response of CPPLL synthesizer.](image2.png)

**4. Proposed charge-pump circuit**

Conceptual representation of CP circuit in which magnitude currents $I_{UP}$ ($I_{DW}$) can be adjusted is shown in Fig. 3a. Traditional CP circuit is composed by S1, S2 switch array and transistors MB1, MB2, MB4 MB5, and MB7. MB1 sets $I_{UP}$ ($I_{DW}$) current through current source composed by MB2, and MB4 (MB5 and MB7). In order to provide CP circuit an option to drive different $I_{UP}$ ($I_{DW}$) current, enables switches are implemented (Fig. 3b). Basic principle of operation is as follows: when enable signal is applied “enab_b” switch is closed and transistor MB6 turns-on. If MB6 and MB7 are equally sized $I_{UP}$ current is doubled and consequently the charge speed of filter capacitor is doubled. This also holds for the complementary part, i.e., $I_{DW}$ doubling current when MB3 is turned-on by closing “enab”. The “enable” switch is composed by transistors Me1 and Me2 while Me3 and Me4 forms switch “enab_b”. Switches S1 and S2 were implemented with transmission gate topology in order to minimize injection current and clockfeedthrough phenomena. The whole circuit is presented in fig. 3b. Transistor MB1, MB2, MB3, MB4 MB5, MB6 and MB7 were sized in order to drive 10uA DC current (Eq. 2) whereas MS1 to MS4 were sized in terms of $1k\Omega$ of on-resistance switches (Eq. 3). Me1 to Me4 transistors were sized to set a $V_{G}$ voltage of MB6 (MB3) 100mV higher than $V_{TH}$. Process parameters i.e., $V_{TH}$, $KP$, $\lambda$, etc., were extracted by Spectre simulations using AMI C5N technology. Table 1 summarizes the transistor dimensions of CP circuit shown in Fig. 3. Notice the reduced number of transistors as well as their small dimensions implies low area in layout.
Fig.3: (a) Conceptual representation of CP circuit for driving different I_{UP} (I_{DW}) currents, (b) Final charge pump schematic approach.
\[ I_D = \frac{1}{2} k P \frac{W}{L} (V_{GS} - V_{TH})^2 \]  

(2)

\[ R_{ON} = \frac{1}{k P \frac{W}{L} (V_{GS} - V_{TH})} \]  

(3)

**Table 1: Charge Pump circuit parameter**

<table>
<thead>
<tr>
<th>Block</th>
<th>Transistor</th>
<th>W (µm)</th>
<th>L (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bias</td>
<td>MB1, MB2, MB3, MB4, MB5, MB6, MB7</td>
<td>2.1 MB1,2,3,4, 3.3 MB5,6,7</td>
<td>1.2</td>
</tr>
<tr>
<td>S1 switch</td>
<td>MS1, MS2</td>
<td>1.5</td>
<td>0.6</td>
</tr>
<tr>
<td>S2 switch</td>
<td>MS3, MS4</td>
<td>1.65</td>
<td>0.6</td>
</tr>
<tr>
<td>I_{UP} enable switch</td>
<td>Me1, Me2</td>
<td>1.5</td>
<td>0.6</td>
</tr>
<tr>
<td>I_{GW} enable switch</td>
<td>Me3, Me4</td>
<td>1.5</td>
<td>0.6</td>
</tr>
</tbody>
</table>

5. Simulation results

Transient simulations have been performed using a 0.5µm CMOS process from AMI C5N technology provided by MOSIS and Spectre simulator provided by Cadence™. Fig. 4a presents a closed up image during the pumping-up phase for the two I\textsubscript{UP} current levels. As can be noticed from Fig. 4a, the step sizes of V\textsubscript{ctrl} are quite matched with model given by Eq. 1, that is, step size doubles when I\textsubscript{UP} is doubled. Similar behavior was observed during the pumping-down phase (Fig. 4b). Also a higher slope can be observed for the charge intervals in the whole pumping up or pumping down phase (Fig. 5) which validates this approach.

![Pumping up](image1.png)

![Pumping down](image2.png)

Fig. 4: Simulation results of proposed charge pump circuit (VDD = 3V, f=10MHz): (a) Pumping-up, (b) pumping down.
6. Conclusions

This paper proposed a new structure of high performance CMOS charge pump for phase-locked loop synthesizer. According to the test results, with the help of enable switch added to the traditional charge pump circuit $I_{UP}$ ($I_{DW}$) current can be chosen to fix the charge/discharge speed of filter capacitor. The proposed CP has a wide current match range, a high matching precision. This CMOS charge pump structure can be applied in a CPPLL with high performance.

References