Departamento de Electrónica, Sistemas e Informática
URI permanente para esta comunidad
Examinar
Examinando Departamento de Electrónica, Sistemas e Informática por título
Mostrando 1 - 20 de 1446
Resultados por página
Opciones de ordenación
Ítem 3D Printing Batch Production Optimizer(ITESO, 2016-12) DelÁngel-Ochoa, Ana P.; Piza-Dávila, Hugo I.; Zeng, JunÍtem 4A04 Diseño multi-físico optimizado de estructuras de interconexión de alta velocidad(ITESO, 2017-07) DeAguinaga-Muro, Montserrat; Islas-Espinoza, Juan M.Ítem A 0.18um CMOS linear Voltage-to-Time Converter for a Low Power 10-bit 200kS/s SAR ADC with Adaptive Conversion Cycle Oriented to Audio Applications(ITESO, 2020-08) Figueroa-Vázquez, Cristian F.; Aguilera-Galicia, Cuauhtémoc R.Ítem A 0.18um CMOS Time Amplifier for a Low Power SAR-ADC with Adaptive Conversion Cycle oriented to Audio Applications(ITESO, 2020-08) Hernández-Flores, Jaime G.; Martínez-Guerrero, EstebanÍtem A 0.18um CMOS TSPC D Flip Flop as an Arbiter for a low power 10-bits 200kS/s ADC with Adaptive Conversion Cycle Oriented to Audio Applications(ITESO, 2020-08) Martínez-Flores, Iván; Martínez-Guerrero, EstebanÍtem A digital predistortion technique based on a NARX network to linearize GaN class F power amplifiers(IEEE International Midwest Symposium on Circuits and Systems, 2014-08) Aguilar-Lobo, Lina M.; Rayas-Sánchez, José E.; Loo-Yau, José R.; Garcia-Osorio, Alberto; Ortega-Cisneros, Susana; Moreno, Pablo; Reynoso-Hernández, ApolinarÍtem A Digital Predistortion Technique Based on a NARX Network to Linearize GaN Class F Power Amplifiers (poster)(IEEE, 2014-08) Aguilar-Lobo, Lina M.; Reynoso-Hernandez; García-Osorio, Alberto; Loo-Yau, José R.; Ortega-Cisneros, Susana; Moreno, Pablo; Rayas-Sánchez, José E.; Reynoso-Hernández, ApolinarÍtem A Dynamical Model to Classify the Content of Multitemporal Images employing Distributed Computing Techniques(Information Resources Management Association, 2015-07) Villalón-Turrubiates, Iván E.Ítem A Family of Hybrid Space-Time Codes for MIMO Wireless Communications(UNAM, 2012-04) Longoria-Gándara, Omar; Cortez-González, Joaquín; Parra-Michel, Ramón; Bazdresch-Sierra, Luis M.Ítem A Fast Implementation for the Typical Testor Property Identification Based on an Accumulative Binary Tuple(Taylor & Francis Online, 2012-11-12) Lazo-Cortés, Manuel; Sánchez-Díaz, Guillermo; Piza-Dávila, Hugo I.Ítem A frequency-domain approach to interconnect crosstalk simulation and minimization(Elsevier Microelectronics Reliability;44, 2004-04) Rayas-Sánchez, José E.Ítem A frequency-domain approach to interconnect crosstalk simulation and minimization(IX International Workshop Iberchip, 2003-03) Rayas-Sánchez, José E.Ítem A general EM-based design procedure for single-layer substrate integrated waveguide interconnects with microstrip transitions(IEEE MTT-S International Microwave Symposium, 2008-06) Rayas-Sánchez, José E.; Gutiérrez-Ayala, VladimirÍtem A generalized space mapping tableau approach to device modeling(European Microwave Conf., 1999-10) Bandler, John W.; Ismail, Mostafa A.; Georgieva, Natalia; Rayas-Sánchez, José E.; Zhang, Qi J.Ítem A generalized space mapping tableau approach to device modeling(IEEE Trans. Microwave Theory Tech.;49, 2001-01) Bandler, John W.; Georgieva, Natalia; Ismail, Mostafa A.; Rayas-Sánchez, José E.; Zhang, Qi J.Ítem A Historical Account and Technical Reassessment of the Broyden-based Input Space Mapping Optimization Algorithm(IEEE, 2017-06) Rayas-Sánchez, José E.Ítem A Holistic Formulation for System Margining and Jitter Tolerance Optimization in Industrial Post-Silicon Validation(IEEE, 2020-06) Rangel-Patiño, Francisco E.; Viveros-Wacher, Andrés; Rayas-Sánchez, José E.; Duron-Rosales, Ismael; Vega-Ochoa, Édgar A.; Hakim, Nagib; López-Miralrio, EnriqueÍtem A Holistic Methodology for System Margining and Jitter Tolerance Optimization in Post-Silicon Validation(IEEE, 2016-12) Rangel-Patiño, Francisco E.; Viveros-Wacher, Andrés; Rayas-Sánchez, José E.; Vega-Ochoa, Edgar A.; Duron-Rosales, Ismael; Hakim, NagibÍtem A linear inverse space mapping (LISM) algorithm to design linear and nonlinear RF and microwave circuits(IEEE Trans. Microwave Theory Tech.;53, 2005-03) Rayas-Sánchez, José E.; Lara-Rojo, Fernando; Martínez-Guerrero, EstebanÍtem A linear inverse space mapping algorithm for microwave design in the frequency and transient domains(IEEE MTT-S International Microwave Symposium, 2004-06) Rayas-Sánchez, José E.; Lara-Rojo, Fernando; Martínez-Guerrero, Esteban