Biblioteca | WWW-ITESO | Instructivo envío TOG | Instructivo envío reportes PAP | Aviso de privacidad
    • Login
    Search 
    •   DSpace Home
    • Departamento de Electrónica, Sistemas e Informática
    • DESI - Trabajos de fin de Especialidad en Diseño de Sistemas en Chip
    • Search
    •   DSpace Home
    • Departamento de Electrónica, Sistemas e Informática
    • DESI - Trabajos de fin de Especialidad en Diseño de Sistemas en Chip
    • Search
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Search

    Show Advanced FiltersHide Advanced Filters

    Filters

    Use filters to refine the search results.

    Now showing items 1-9 of 9

    • Sort Options:
    • Relevance
    • Title Asc
    • Title Desc
    • Issue Date Asc
    • Issue Date Desc
    • Results Per Page:
    • 5
    • 10
    • 20
    • 40
    • 60
    • 80
    • 100
    Thumbnail

    A predictive control unit for a Low Power 10-bit 200kS/s SAR ADC with Adaptive Conversion Cycle oriented to Audio Applications 

    Moreno-Contreras, Mario A. (ITESO, 2020-10)
    Thumbnail

    Implementing a highly-linear Voltage-to-time converter circuit for a low power 10-bit 200kS/s SAR ADC with Adaptive Conversion cycle for high-quality audio applications in 0.18um TSMC CMOS process technology 

    Figueroa-Vázquez, Cristian F. (ITESO, 2020-08)
    Thumbnail

    Implementing Time Amplifier for a Low Power SAR-ADC with Adaptive Conversion Cycle for High Quality Audio Applications in 0.18um TSMC CMOS Technology 

    Hernández-Flores, Jaime G. (ITESO, 2020-08)
    Thumbnail

    A 0.18um CMOS TSPC D Flip Flop as an Arbiter for a low power 10-bits 200kS/s ADC with Adaptive Conversion Cycle Oriented to Audio Applications 

    Martínez-Flores, Iván (ITESO, 2020-08)
    Thumbnail

    Implementing Time Amplifier for a Low Power SAR-ADC with Adaptive Conversion Cycle for High Quality Audio Applications in 0.18um TSMC CMOS Technology 

    Hernández-Flores, Jaime G. (ITESO, 2020-08)
    Thumbnail

    A 0.18um CMOS Time Amplifier for a Low Power SAR-ADC with Adaptive Conversion Cycle oriented to Audio Applications 

    Hernández-Flores, Jaime G. (ITESO, 2020-08)
    Thumbnail

    Implementing a TSPC D Flip Flop as an Arbiter for a low power 10-bits 200kS/s ADC with Adaptive Conversion Cycle for High-Quality Audio Applications in 0.18um TSMC CMOS Technology 

    Martínez-Flores, Iván (ITESO, 2020-08)
    Thumbnail

    Implementing a highly-linear Voltage-to-time converter circuit for a low power 10-bit 200kS/s SAR ADC with Adaptive Conversion cycle for high-quality audio applications in 0.18um TSMC CMOS process technology 

    Figueroa-Vázquez, Cristian F. (ITESO, 2020-08)
    Thumbnail

    A 0.18um CMOS linear Voltage-to-Time Converter for a Low Power 10-bit 200kS/s SAR ADC with Adaptive Conversion Cycle Oriented to Audio Applications 

    Figueroa-Vázquez, Cristian F. (ITESO, 2020-08)

    © ITESO, Universidad Jesuita de Guadalajara 2022

    Sistemas de Información de la Dirección de Información Académica, DIA
    Biblioteca "Dr. Jorge Villalobos Padilla, S.J."

    Contact Us | Send Feedback
     

     

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsBy Submit Datexmlui.ArtifactBrowser.Navigation.browse_typeThis CollectionBy Issue DateAuthorsTitlesSubjectsBy Submit Datexmlui.ArtifactBrowser.Navigation.browse_type

    My Account

    Login

    Discover

    AuthorFigueroa-Vázquez, Cristian F. (3)Hernández-Flores, Jaime G. (3)Martínez-Flores, Iván (2)Moreno-Contreras, Mario A. (1)SubjectAnalog to Digital Converter (4)Time Amplifier (3)D FF (2)D Flip Flop (2)Digital to Analog Converter (2)TSPC (2)Voltage to Time Converter (2)High-Quality Audio (1)Positive Edge D FF (1)Predictive Algorithm (1)... View MoreDate Issued
    2020 (9)
    Has File(s)Yes (9)

    © ITESO, Universidad Jesuita de Guadalajara 2022

    Sistemas de Información de la Dirección de Información Académica, DIA
    Biblioteca "Dr. Jorge Villalobos Padilla, S.J."

    Contact Us | Send Feedback