Search
Now showing items 1-4 of 4
Diseño de recuperador de datos y reloj adaptivo a jitter
(ITESO, 2018-08)
Digital Serializer Design for a SerDes Chip in 130nm CMOS Technology
(ITESO, 2017-11)
Browse
All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsBy Submit Datexmlui.ArtifactBrowser.Navigation.browse_typeThis CollectionBy Issue DateAuthorsTitlesSubjectsBy Submit Datexmlui.ArtifactBrowser.Navigation.browse_type
My Account
Discover
AuthorAparicio-Zuleta, Christian (1)Centeno-Quiñonez, José M. (1)García-Hernández, Néstor D. (1)González-Morales, Graciela C. (1)Subject
VLSI (4)
SerDes (3)180 NM (2)Serializador (2)Adaptivo a Jitter (1)BiCMOS (1)CDR (1)Deserializer (1)EDI Encounter (1)Recuperación de Datos (1)... View MoreDate Issued2015 (2)2017 (1)2018 (1)Has File(s)Yes (4)