Lomelí-Illescas, IsmaelSolís-Bustos, Sergio A.Rayas-Sánchez, José E.2019-08-302019-08-302017-03I. Lomelí-Illescas, S. A. Solís-Bustos, and J. E. Rayas-Sánchez, “Analysis of the implications of stacked devices in nano-scale technologies for analog applications,” in IEEE Latin American Test Symp. (LATS-2017), Bogota, Colombia, Mar. 2017, pp. 1-4. DOI: 10.1109/LATW.2017.79067502373-0862http://hdl.handle.net/11117/6006In this work, a methodology to assess the implications on the performance of analog circuits due to the use of stacked devices in current nano-scale technologies is presented. To evaluate the usage of stacked devices, the characteristic curves of transistors implemented with a different amount of transistors in stack are obtained and compared to those of a single device. The effects of using stacked devices are further studied with the implementation of a current mirror and the implementation of two different layout topologies, discussing their tradeoffs, advantages and drawbacks. Our methodology facilitates designers to develop a good understanding of the characteristics and limitations of a particular physical design before silicon is back for laboratory testing.engAnalog LayoutChannel ModulationInterdigitated LayoutLeakageStacked DevicesStack Effectinfo:eu-repo/semantics/article