Biblioteca | WWW-ITESO | Instructivo envío TOG | Instructivo envío reportes PAP | Aviso de privacidad
    • Login
    View Item 
    •   DSpace Home
    • Departamento de Electrónica, Sistemas e Informática
    • DESI - Trabajos de fin de Especialidad en Diseño de Sistemas en Chip
    • View Item
    •   DSpace Home
    • Departamento de Electrónica, Sistemas e Informática
    • DESI - Trabajos de fin de Especialidad en Diseño de Sistemas en Chip
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Voltaje de referencia BandGap y módulo de comunicación serial para SAR ADC 10 bits de baja potencia para aplicaciones biomédicas

    Thumbnail
    View/Open
    EDSEC_ToG_Luis_Angel_Gonzalez_Ornelas.pdf (2.382Mb)
         flowpaper.book-view
    Date
    2021-10
    Author
    González-Ornelas, Luis A.
    Metadata
    Show full item record
    Description
    The document presents two designs a BandGap Reference Voltage, and a Communication Serial Module for a 10 bits SAR ADC for low-power applications. Designs were implemented using TSMC 0.18 µm CMOS technology with 1.8 V supply voltage. The BandGap Reference Voltage was designed to provide a reference voltage of 900 mV ±500 µV. The bandgap was tested at simulation level under different temperature conditions to ensure constant output in a temperature range from –40 °C to 85 °C. The Communication Serial Module is designed using the hardware description language Verilog. This module receives the 10 bits parallel output of the SAR ADC and retransmits the conversion result into a serial format using the SPI format. The Communication Serial Module was tested under a simulator, where multiple test cases were applied to stimulate in different ways the module. Both circuits were designed to accomplish the SAR ADC requirements in which BandGap supplies the reference voltage to the capacitor array in the SAR ADC and the Serial Module sends the data values after the conversion is finalized.
    ITESO, A. C.
    Collections
    • DESI - Trabajos de fin de Especialidad en Diseño de Sistemas en Chip

    © ITESO, Universidad Jesuita de Guadalajara 2022

    Sistemas de Información de la Dirección de Información Académica, DIA
    Biblioteca "Dr. Jorge Villalobos Padilla, S.J."

    Contact Us | Send Feedback
     

     

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsBy Submit Datexmlui.ArtifactBrowser.Navigation.browse_typeThis CollectionBy Issue DateAuthorsTitlesSubjectsBy Submit Datexmlui.ArtifactBrowser.Navigation.browse_type

    My Account

    Login

    © ITESO, Universidad Jesuita de Guadalajara 2022

    Sistemas de Información de la Dirección de Información Académica, DIA
    Biblioteca "Dr. Jorge Villalobos Padilla, S.J."

    Contact Us | Send Feedback