Design, Implementation and Verification of a Deserializer Module for a SerDes Mixed Signal System on Chip in 130 nm CMOS Technology

Vista sencilla de ítem
dc.contributor.authorRivas-Villegas, Rogelio
dc.contributor.directorAguilera-Galicia, Cuauhtémoc R.
dc.contributor.directorAvedaño-Fernández, Víctor
dc.date.accessioned2016-11-02T15:02:56Z
dc.date.available2016-11-02T15:02:56Z
dc.date.issued2016-08
dc.descriptionThis document presents the design, verification and physical implementation process of a digital receiver of a mixed signal System on Chip called SerDes. This circuit consists in a communication system based on the P CI Express standard. The ITESO TV2 project walks through the full logic and physical design of an integrated circuit, starting from the specs definitions to the generation of the output files that are delivered to the MOSIS manufacturing team. A detailed description of the digital deserializer and decoding microarchitecture is presented, followed by the physical layout equivalent circuit implementation.es
dc.description.sponsorshipConsejo Nacional de Ciencia y Tecnologíaes
dc.identifier.citationRivas-Villegas, R. (2016). Design, Implementation and Verification of a Deserializer Module for a SerDes Mixed Signal System on Chip in 130 nm CMOS Technology. Trabajo de obtención de grado, Especialidad en Diseño de Sistemas de Chip. Tlaquepaque, Jalisco: ITESO.es
dc.identifier.urihttp://hdl.handle.net/11117/3990
dc.language.isoenges
dc.publisherITESOes
dc.rights.urihttp://quijote.biblio.iteso.mx/licencias/CC-BY-NC-2.5-MX.pdfes
dc.subjectSerDeses
dc.subjectDigital Receiveres
dc.subjectCommunication Systemes
dc.titleDesign, Implementation and Verification of a Deserializer Module for a SerDes Mixed Signal System on Chip in 130 nm CMOS Technologyes
dc.typeinfo:eu-repo/semantics/academicSpecializationes
rei.peerreviewedYeses

Archivos

Bloque original
Mostrando 1 - 1 de 1
Miniatura
Nombre:
Tesina_V1_0_RRV.pdf
Tamaño:
5.2 MB
Formato:
Adobe Portable Document Format
Descargar

Colecciones

DESI - Trabajos de fin de Especialidad en Diseño de Sistemas en Chip