High-Frequency Electronic Design Optimization Using Simulated Annealing

Vista sencilla de ítem
dc.contributor.authorAlejos-Jiménez, Jesús R.
dc.contributor.directorRayas-Sánchez, José E.
dc.date.accessioned2017-11-30T20:24:23Z
dc.date.available2017-11-30T20:24:23Z
dc.date.issued2017-11
dc.descriptionThis thesis presents a methodology for improving the performance of the Simulated Annealing (SA) algorithm to optimize high-frequency electronic circuits. It starts by introducing the algorithm together with the fundamental concepts that support its functionality. Then, a set of new features are added to the SA algorithm to control its behavior, which include: knobs for controlling the step-size, search-space limits, and the functions that govern the evolution of the algorithm. The introduction of such features is accompanied by a set of experiments to demonstrate the functionality of the modified SA, and compare its performance against Nelder-Mead and Conjugated Gradients Fletcher-Reeves methods. This is followed by the definition and application of a methodology to configure the algorithm and improve its consistency and efficiency, accompanied by a test (optimization of a simple high-frequency filter) to verify its effectivity. Next, SA is configured to optimize a more complex circuit, consisting of a microstrip low-pass filter implemented in the full-wave electromagnetic simulator Sonnet. Finally, such optimization problem is solved by using other optimization algorithms (Nelder-Mead, Sequential Quadratic Programming, and Genetic Algorithm) to make an overall assessment of the proposed SA algorithm, identifying what kind of problems may take advantage of the features and improvements added to SA, or may expose its caveats.es
dc.identifier.citationAlejos-Jiménez, J. R. (2017). High-Frequency Electronic Design Optimization Using Simulated Annealing. Trabajo de obtención de grado, Maestría en Diseño Electrónico. Tlaquepaque, Jalisco: ITESO.es
dc.identifier.urihttp://hdl.handle.net/11117/5114
dc.language.isoenges
dc.publisherITESOes
dc.rights.urihttp://quijote.biblio.iteso.mx/licencias/CC-BY-NC-2.5-MX.pdfes
dc.subjectHigh-frequency Electronic Designes
dc.subjectSimulated Annealinges
dc.subjectOptimizationes
dc.titleHigh-Frequency Electronic Design Optimization Using Simulated Annealinges
dc.typeinfo:eu-repo/semantics/masterThesises
rei.peerreviewedYeses

Archivos

Bloque original
Mostrando 1 - 1 de 1
Miniatura
Nombre:
High-Frequency Electrinic Design Optimization Using Simulated Annealing.pdf
Tamaño:
2.1 MB
Formato:
Adobe Portable Document Format
Descripción:
High-Frequency Electrinic Design Optimization Using Simulated Annealing
Descargar

Colecciones

DESI - Trabajos de fin de Maestría en Diseño Electrónico