Frequency- and Time-Domain Yield Optimization of a Power Delivery Network Subject to Large Decoupling Capacitor Tolerances

Vista sencilla de ítem
dc.contributor.authorRayas-Sánchez, José E.
dc.contributor.authorMoreno-Mojica, Aurea E.
dc.date.accessioned2022-05-06T21:07:17Z
dc.date.available2022-05-06T21:07:17Z
dc.date.issued2022-03
dc.descriptionSub-optimal design of power delivery networks (PDN) may cause performance deterioration and severe functional failures on high-speed computer platforms. Voltage regulators (VR) distribute controlled voltage in the PDN to the active devices, providing a steady power supply at a desired DC voltage level with an acceptable noise level or ripple. Unacceptable voltage drops can be caused by transient switching currents at the devices. Many decoupling capacitors are commonly used to lower the PDN impedance profile in order to reduce power supply noise and to supply fast transient current to switching devices. However, commercially available decoupling capacitors typically present large manufacturing variability. In this paper, we first propose an optimization methodology that gradually finds the best compensation parameter values of a buck converter VR to meet suitable stability criteria. Simultaneously, the number of parallel decoupling capacitors in the PDN is minimized while meeting a frequency-domain impedance profile specification and a time-domain minimum voltage droop requirement under nominal parameter values. Finally, a statistical analysis, yield estimation, and yield optimization of the nominally optimized PDN subject to large decoupling capacitor tolerances is presented. We consider the impedance profile, transient voltage droop, and voltage regulator stability as the responses of interest for yield calculation.es_MX
dc.description.sponsorshipITESO, A.C.es_MX
dc.identifier.citationA. E. Moreno-Mojica and J. E. Rayas-Sánchez, “Frequency- and time-domain yield optimization of a power delivery network subject to large decoupling capacitor tolerances”, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, early access version. 2022.es_MX
dc.identifier.issn0278-0070
dc.identifier.urihttps://hdl.handle.net/11117/7978
dc.language.isoenges_MX
dc.publisherIEEEes_MX
dc.rights.urihttp://quijote.biblio.iteso.mx/licencias/CC-BY-NC-ND-2.5-MX.pdfes_MX
dc.subjectDecoupling Capacitorses_MX
dc.subjectImpedance Profilees_MX
dc.subjectMonte Carloes_MX
dc.subjectNoise Controles_MX
dc.subjectPower Delivery Networkes_MX
dc.subjectSignal Integrityes_MX
dc.subjectStabilityes_MX
dc.subjectStatistical Analysises_MX
dc.subjectVoltage Droopes_MX
dc.subjectVoltage Regulatores_MX
dc.subjectYieldes_MX
dc.titleFrequency- and Time-Domain Yield Optimization of a Power Delivery Network Subject to Large Decoupling Capacitor Toleranceses_MX
dc.typeinfo:eu-repo/semantics/articlees_MX
dc.type.versioninfo:eu-repo/semantics/acceptedVersiones_MX

Archivos

Bloque original
Mostrando 1 - 1 de 1
Miniatura
Nombre:
Moreno_22Mar_F-T_domain_Yeld_opt_of_PDN_st_dec_caps_Author_ver.pdf
Tamaño:
1.09 MB
Formato:
Adobe Portable Document Format
Descripción:
Descargar

Colecciones

DESI - Artículos y ponencias con arbitraje