Diseño del módulo transmisor serial de datos de sistema SerDes para Protocolo PCI express 1

Vista sencilla de ítem
dc.contributor.authorLópez-Félix, Carlos C.
dc.contributor.directorMartínez-Guerrero, Esteban
dc.contributor.directorLobato-López, Federico
dc.date.accessioned2016-07-08T18:41:25Z
dc.date.available2016-07-08T18:41:25Z
dc.date.issued2015-12
dc.descriptionSerial communication protocols are developing and growing faster than any other communications protocols; this due to the economic advantages they offer because they use less communications channels, also the use of differential pairing techniques using two complementary signals that helps reduce the electromagnetic emissions and susceptibility, however, their complexity is higher than other available communications protocols. This technical report documents the design process of a serial transmitter with amplitude, pre-emphasis and programmable impedance coupling, the topology used for this implementation is the segmented self-series terminated transmitters (SSSTT) which manage the functions just described above, it does this efficiently, with low area use and lower power consumption than other conventional structures. The technology used is IBM 180nm CMOS technology (process IBM cmrf7sf) with MOSIS license. The process of design is from bottom-up methodology, because all the cells used are composed from repetitive basic cells; schematic designs were developed and tested first from basic to complex cells, using test benches. The layout of each cell is full custom; no standard cells were used because this is an analog design, despite the digital cell composition of it. For this first approach, only LVS tests were performed because individual cells are going to change their initial topology at the moment they are initially placed until the final layout site is determined, complex cells are built for the complete application. The final result was the design of a transmitter cell for one channel (+Tx) at schematic and layout level, verified with LVS test; DRC and other post layout evaluations will be performed during next design stage due to time constrains. The other channel (-Tx) is the duplication of channel +Tx.es
dc.description.sponsorshipConsejo Nacional de Ciencia y Tecnologíaes
dc.identifier.citationLópez-Félix, C. C. (2015). Diseño del módulo transmisor serial de datos de sistema SerDes para Protocolo PCI express 1. Trabajo de obtención de grado, Especialidad en Diseño de Sistemas en Chip. Tlaquepaque, Jalisco: ITESO.es
dc.identifier.urihttp://hdl.handle.net/11117/3751
dc.language.isospaes
dc.publisherITESO, A. C.es
dc.rights.urihttp://quijote.biblio.iteso.mx/licencias/CC-BY-NC-ND-2.5-MX.pdfes
dc.subjectSerDeses
dc.subjectSSSTTes
dc.subjectLayoutes
dc.subject180 NMes
dc.subjectCMOSSes
dc.titleDiseño del módulo transmisor serial de datos de sistema SerDes para Protocolo PCI express 1es
dc.typeinfo:eu-repo/semantics/academicSpecializationes
rei.peerreviewedYeses

Archivos

Bloque original
Mostrando 1 - 1 de 1
Miniatura
Nombre:
Tesina Carlos Lopez Rev final.pdf
Tamaño:
8.42 MB
Formato:
Adobe Portable Document Format
Descargar

Colecciones

DESI - Trabajos de fin de Especialidad en Diseño de Sistemas en Chip