A general EM-based design procedure for single-layer substrate integrated waveguide interconnects with microstrip transitions
| dc.contributor.author | Rayas-Sánchez, José E. | |
| dc.contributor.author | Gutiérrez-Ayala, Vladimir | |
| dc.date.accessioned | 2013-05-21T17:57:07Z | |
| dc.date.available | 2013-05-21T17:57:07Z | |
| dc.date.issued | 2008-06 | |
| dc.description | We propose in this work a general procedure to efficient EM-based design of single-layer SIW interconnects, including their transitions to microstrip lines. Our starting point is developed by exploiting available empirical knowledge for SIW. We propose an efficient SIW surrogate model for direct EM design optimization in two stages: first optimizing the SIW width to achieve the specified low cutoff frequency, followed by the transition optimization to reduce reflections and extend the dominant mode bandwidth. Our procedure is illustrated by designing a SIW interconnect on a standard FR4-based substrate. | es |
| dc.description.sponsorship | ITESO, A.C. | es |
| dc.identifier.citation | Rayas-Sánchez, J.E. and Gutiérrez-Ayala, V. (2008). "A general EM-based design procedure for single-layer substrate integrated waveguide interconnects with microstrip transitions". In IEEE MTT-S Int. Microwave Symp. Dig., Atlanta, GA, jun, pp.983-986. (ISSN: 0149-645X; E-ISBN: 978-1-4244-1781-0; P-ISBN: 978-1-4244-1780-3; INSPEC: 10399075; DOI: 10.1109/MWSYM.2008.4632999). | es |
| dc.identifier.uri | http://hdl.handle.net/11117/601 | |
| dc.language.iso | eng | es |
| dc.publisher | IEEE MTT-S International Microwave Symposium | |
| dc.relation.ispartofseries | IEEE MTT-S International Microwave Symposium;2008 | |
| dc.rights.uri | http://quijote.biblio.iteso.mx/licencias/CC-BY-NC-ND-2.5-MX.pdf | es |
| dc.subject | Electromagnetic Based Optimization | es |
| dc.subject | Microstrip-to-SIW Transitions | es |
| dc.subject | Substrate Integrated Waveguide (SIW) | es |
| dc.subject | Substrate Integrated Waveguide (SIW) | es |
| dc.title | A general EM-based design procedure for single-layer substrate integrated waveguide interconnects with microstrip transitions | es |
| dc.type | info:eu-repo/semantics/conferencePaper | es |
| rei.peerreviewed | Yes | es |
| rei.revisor | IEEE MTT-S International Microwave Symposium |
Archivos
Bloque original
1 - 1 de 1
No hay miniatura disponible
- Nombre:
- Rayas_08Jun_SIW_EM_Design.pdf
- Tamaño:
- 315.59 KB
- Formato:
- Adobe Portable Document Format
- Descripción:
- Article