High-frequency circuit design using a neural space-mapping algorithm based on a two-layer perceptron with optimized nonlinearity

Vista sencilla de ítem
dc.contributor.authorRayas-Sánchez, José E.
dc.contributor.authorGutiérrez-Ayala, Vladimir
dc.date.accessioned2013-05-21T17:02:57Z
dc.date.available2013-05-21T17:02:57Z
dc.date.issued2006-11
dc.descriptionIn this work we present an improved version of the Neural Space-Mapping algorithm with regulated nonlinearity. The new version uses a nonlinear two-layer perceptron (2LP), instead of a three layer perceptron (3LP), to train the space-mapping (SM)-based neuromodel. The 2LP mapping nonlinearity is automatically regulated with classical optimization algorithms. Additionally, the new algorithm uses a different optimization method to train the SM-based neuromodel. With these three main improvements we obtain a more efficient and faster algorithm. In order to verify the algorithm performance, we design a stopband microstrip filter with quarter-wave resonant opens stubs, and a microstrip notch filter with mitered bends. Both circuits use a full-wave electromagnetic simulator.es
dc.description.sponsorshipITESO, A.C.es
dc.description.sponsorshipConsejo Nacional de Ciencia y Tecnologíaes
dc.identifier.citationV. Gutiérrez-Ayala and J. E. Rayas-Sánchez, “High-frequency circuit design using a neural space-mapping algorithm based on a two-layer perceptron with optimized nonlinearity,” in Int. Conf. on Electronic Design Proc. (ICED 2006), Veracruz, Mexico, Nov. 2006, pp. 90-95.es
dc.identifier.urihttp://hdl.handle.net/11117/590
dc.language.isoenges
dc.publisherInternational Conference on Electronic Designes
dc.relation.ispartofseriesInternational Conference on Electronic Design (ICED);2006
dc.rights.urihttp://quijote.biblio.iteso.mx/licencias/CC-BY-NC-ND-2.5-MX.pdfes
dc.subjectNeural Space Mapping (NSM)es
dc.subjectHigh-frequency Circuits Designes
dc.titleHigh-frequency circuit design using a neural space-mapping algorithm based on a two-layer perceptron with optimized nonlinearityes
dc.typeinfo:eu-repo/semantics/conferencePaperes
rei.peerreviewedYeses
rei.revisorInternational Conference on Electronic Design

Archivos

Bloque original
Mostrando 1 - 1 de 1
No hay miniatura disponible
Nombre:
NSM2LP_NonLin_ICED2006.pdf
Tamaño:
2.99 MB
Formato:
Adobe Portable Document Format
Descripción:
Article
Descargar

Colecciones

DESI - Artículos y ponencias con arbitraje