Biblioteca | WWW-ITESO | Instructivo envío TOG | Instructivo envío reportes PAP | Aviso de privacidad
    • Login
    View Item 
    •   DSpace Home
    • Departamento de Electrónica, Sistemas e Informática
    • DESI - Artículos y ponencias con arbitraje
    • View Item
    •   DSpace Home
    • Departamento de Electrónica, Sistemas e Informática
    • DESI - Artículos y ponencias con arbitraje
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Jitter Tolerance Acceleration Using the Golden Section Optimization Technique

    Thumbnail
    View/Open
    Viveros_18Feb_Jitter_tol_accel_by_Golden_Opt_LASCAS2018_Author_ver.pdf (507.0Kb)
         flowpaper.book-view
    Date
    2018-02
    Author
    Viveros-Wacher, Andrés
    Baca-Baylón, Ricardo
    Rangel-Patiño, Francisco E.
    Dávalos-Santana, Miguel A.
    Vega-Ochoa, Edgar A.
    Rayas-Sánchez, José E.
    Metadata
    Show full item record
    Description
    Post-silicon validation of high-speed input/output (HSIO) links is a critical process for product qualification schedules of computer platforms under the current time-to-market (TTM) commitments. The goal of post-silicon validation for HSIO links is to confirm design robustness of both receiver (Rx) and transmitter (Tx) circuitry in a real application environment. One of the most common ways to evaluate the performance of a HSIO link is to characterize the Rx jitter tolerance (JTOL) performance by measuring the bit error rate (BER) through the link under worst stressing conditions. However, JTOL testing is very time-consuming when executing at specification BER, and the testing time is extremely increased when considering manufacturing process, voltage, and temperature (PVT) test coverage for a qualification decision. In order to speed up this process, we propose a new approach for JTOL testing based on the golden section algorithm. The proposed method takes advantage of the fast execution of the golden section search with a high BER, while overcoming the lack of correlation between different BERs by performing a downward linear search at the actual target BER until no errors are seen. Our proposed methodology is validated by implementing it in a server HSIO link.
    Collections
    • DESI - Artículos y ponencias con arbitraje

    © ITESO, Universidad Jesuita de Guadalajara 2022

    Sistemas de Información de la Dirección de Información Académica, DIA
    Biblioteca "Dr. Jorge Villalobos Padilla, S.J."

    Contact Us | Send Feedback
     

     

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsBy Submit Datexmlui.ArtifactBrowser.Navigation.browse_typeThis CollectionBy Issue DateAuthorsTitlesSubjectsBy Submit Datexmlui.ArtifactBrowser.Navigation.browse_type

    My Account

    Login

    © ITESO, Universidad Jesuita de Guadalajara 2022

    Sistemas de Información de la Dirección de Información Académica, DIA
    Biblioteca "Dr. Jorge Villalobos Padilla, S.J."

    Contact Us | Send Feedback