Registro de aproximaciones sucesivas y convertidor digital a analógico para SAR ADC de 10 bits de baja potencia para aplicaciones biomédicas

Vista sencilla de ítem
dc.contributor.advisorAguilera-Galicia, Cuauhtémoc R.
dc.contributor.authorGarza-Pérez, Raymundo
dc.date.accessioned2022-01-10T21:15:44Z
dc.date.available2022-01-10T21:15:44Z
dc.date.issued2021-07
dc.descriptionThis document presents the design of a successive approximation register (SAR) and a digital to analog converter (DAC). The two circuits are designed, synthesized, and implemented in layout using TSMC 180nm technology. The DAC has a Charge-Scaling Capacitors architecture and uses a switching scheme different to the conventional one, which improves the power consumption of the circuit. These modules are used in a low power 10-bit ADC and are designed for Biomedical applications. The SAR design is synthesized using a clock with a frequency of 250 MHz, the total power consumption of the SAR is 22045.030 uW. A testbench is designed to verify the functionality of the SAR by testing several cases of interest. The base capacitance of the DAC is 1 pF. The functionality of the DAC is tested using a mixed signal simulator and a testbench with the required circuit. This also includes the Verilog model of the SAR block. The testbench is able to apply single conversions test case and a ramp-test case, in which all the possible inputs to the DAC are tested sequentially.es_MX
dc.description.sponsorshipITESO, A. C.es
dc.identifier.citationGarza-Pérez, R. (2021). Registro de aproximaciones sucesivas y convertidor digital a analógico para SAR ADC de 10 bits de baja potencia para aplicaciones biomédicas. Trabajo de obtención de grado, Especialidad en Diseño de Sistemas en Chip. Tlaquepaque, Jalisco: ITESO.es_MX
dc.identifier.urihttps://hdl.handle.net/11117/7691
dc.language.isoenges_MX
dc.publisherITESOes_MX
dc.rights.urihttp://quijote.biblio.iteso.mx/licencias/CC-BY-NC-2.5-MX.pdfes_MX
dc.titleRegistro de aproximaciones sucesivas y convertidor digital a analógico para SAR ADC de 10 bits de baja potencia para aplicaciones biomédicases_MX
dc.typeinfo:eu-repo/semantics/academicSpecializationes_MX
dc.type.versioninfo:eu-repo/semantics/acceptedVersiones_MX

Archivos

Bloque original
Mostrando 1 - 1 de 1
Miniatura
Nombre:
TOG_GarzaRaymundo_final_8Dic.pdf
Tamaño:
3.44 MB
Formato:
Adobe Portable Document Format
Descripción:
Descargar

Colecciones

DESI - Trabajos de fin de Especialidad en Diseño de Sistemas en Chip