Diseño del path de alta frecuencia del receptor analógico del SerDes ITESOTV1

Vista sencilla de ítem
dc.contributor.authorGallardo-García, Omar
dc.contributor.directorJuárez-Hernández, Esdras
dc.contributor.directorPadilla-Cantoya, Iván
dc.date.accessioned2016-07-07T20:59:14Z
dc.date.available2016-07-07T20:59:14Z
dc.date.issued2015-12
dc.descriptionThis report presents the design of the high frequency path from the Analog receptor of the first test vehicle of the SerDes ITESOTV1. The high frequency path is conformed for the high frequency amplifier core, this core is composed of two operational transconductance amplifiers connected in cascade mode and a fully differential ton single ended signal converter. The report starts with an introduction of the scope of the SerDes ITESOTV1 project where the characteristics, requirements, limitations and the considerations of the resources for the development of the project are defined. The methodology for the design of the high frequency path is described step by step with detail so the work can be replicated for any person interested in it. The methodology describes the equations and the calculus realized for the stage of the amplification design, and also with the approach of the challenges encountered through the design and justification of the chosen decisions. Besides the design for this SerDes module, all the tests developed in each of the stages of the design are described showing schematics test benches and plots of the results obtained from the simulations in the frequency and time domain. Finally, the approach of the considerations taken to achieve a correct layout in each of the parts that built the core receptor of the SerDes and displays the images of the physical design realized.es
dc.description.sponsorshipConsejo Nacional de Ciencia y Tecnologíaes
dc.identifier.citationGallardo-García, O. (2015). Diseño del path de alta frecuencia del receptor analógico del SerDes ITESOTV1. Trabajo de obtención de grado, Especialidad en Diseño de Sistemas en Chip. Tlaquepaque, Jalisco: ITESO.es
dc.identifier.urihttp://hdl.handle.net/11117/3746
dc.language.isospaes
dc.publisherITESOes
dc.rights.urihttp://quijote.biblio.iteso.mx/licencias/CC-BY-NC-ND-2.5-MX.pdfes
dc.subjectSerDeses
dc.subjectCorees
dc.subjectReceptor Analógicoes
dc.titleDiseño del path de alta frecuencia del receptor analógico del SerDes ITESOTV1es
dc.typeinfo:eu-repo/semantics/academicSpecializationes
rei.peerreviewedYeses

Archivos

Bloque original
Mostrando 1 - 1 de 1
Miniatura
Nombre:
Tesina_Receptor analógico SerDes-ITESO-TV1.pdf
Tamaño:
6.23 MB
Formato:
Adobe Portable Document Format
Descargar

Colecciones

DESI - Trabajos de fin de Especialidad en Diseño de Sistemas en Chip