Design and Integration of a Deserializer Module for a SerDes Mixed Signal System on Chip
Cargando...
Archivos
Fecha
2015-12
Autores
Centeno-Quiñonez, José M.
Título de la revista
ISSN de la revista
Título del volumen
Editor
ITESO
Resumen
Descripción
This document presents a mixed signal System on Chip design developed at ITESO as a test vehicle for manufacturing at 180 nm node through MOSIS manufacturing services. The ITESO TV1 is a serializer and deserializer based on the PCIe protocol. The current report includes details on the design for the deserializer digital module for the SerDes. The testing done at RTL and gate level abstractions to the Deserializer are presented. The report finishes by discussing the VLSI technique used for the system integration of analog and digital modules in the SerDes. This research effort is a first attempt at ITESO to generate a mixed signal complex system for manufacturing.
Palabras clave
SerDes, Deserializer, SoC, 180 NM, VLSI
Citación
Centeno-Quiñonez, J. M. (2015). Design and Integration of a Deserializer Module for a SerDes Mixed Signal System on Chip. Trabajo de obtención de grado, Especialidad en Diseño de Sistemas en Chip. Tlaquepaque, Jalisco: ITESO.